EEWORLDEEWORLDEEWORLD

Part Number

Search

531KA505M000DGR

Description
CMOS/TTL Output Clock Oscillator, 505MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531KA505M000DGR Overview

CMOS/TTL Output Clock Oscillator, 505MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KA505M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency505 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Can anyone help me find a post in this section about a foreigner in Beijing hitting an old lady on his bike?
I remember a post about the true situation of that incident. My computer was broken at the time, so I used someone else's computer and didn't have time to say more. Now I see that the guy in that post...
wangfuchong Talking
Source code please, how to implement the sharing of data collected from the serial port by multiple dialog boxes of Tab Ctrl?
I have a project that needs to be completed on the 28th. It is urgent. I have not implemented the Tab Ctrl multi-dialog box to share the data collected from the serial port. There are four dialog boxe...
ken_eeworld Embedded System
Why can't GPGDAT be read after GPIO is configured in interrupt mode? ?
If you configure GPIO such as GPG1 in the GPG port to interrupt mode (configured in GPGCON), then GPGDAT cannot be read, right? (At least that's what the 2440 datasheet says) But I saw that other peop...
hsfnwpu Embedded System
Application of FPGA in high-speed interconnection (2)
As with high-speed network switches and supercomputers with multi-processor architectures, the use of multi-gigabit transceivers is inevitable in multi-FPGA designs. FPGAs with RocketIO transceivers w...
kandy2059 RF/Wirelessly
Learn simulation + TINA-TI free simulation tool installation and learning
[i=s]This post was last edited by dontium on 2015-1-23 11:37[/i] [url=deyisupport./blog/b/signalchain/archive/2013/09/25/tina-ti.aspx][color=#0000cc]I saw an introduction to the TINA-TI simulation too...
dlyt03 Analogue and Mixed Signal
Review summary: DIY creative show based on USB PD power receiving protocol chip CH224
Activity details: [DIY creative show based on USB PD power receiving protocol chip CH224]Updated to 2022-09-04Evaluation report summary:@Not seenCH224D Review: USB PD Portable Soldering Iron is Here@Y...
EEWORLD社区 Special Edition for Assessment Centres

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1147  2902  1562  2011  489  24  59  32  41  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号