EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CBL-UA-UA-15GT

Description
USB 2.0 缆线 A 公型至 A 公型 4,92'(1,50m) 屏蔽
CategoryWire/cable    USB cable/IEEE 1394 cable   
ManufacturerCUI Devices
Environmental Compliance
Download Datasheet Parametric View All

CBL-UA-UA-15GT Online Shopping

Suppliers Part Number Price MOQ In stock  
CBL-UA-UA-15GT - - View Buy Now

CBL-UA-UA-15GT Overview

USB 2.0 缆线 A 公型至 A 公型 4,92'(1,50m) 屏蔽

CBL-UA-UA-15GT Parametric

Parameter NameAttribute value
category
MakerCUI Devices
seriesCBL-UA-UA
Packagebox
ConfigurationA male to A male
length4,92'(1,50m)
SpecificationUSB 2.0
Wire gauge24 AWG,28 AWG
shieldshield
colorgrey
characteristic-
Basic product numberCBL-UA
Crossing clock domains - Data bus
Data bus to another clock domain To move a data bus (2 bits wide or more) from one clock domain to another, we have several techniques to our disposal.Here are a few ideas.Gray code: If the data bus i...
eeleader FPGA/CPLD
Help Jiaolong: IGBT parameter selection! Urgent!
Hello, Jiaolong Banzhu, I made a low-power switching voltage regulator, the power is about 30W, the chip used is UC3842. Can you tell me how to choose the parameters of IGBT? Thank you!...
huian1985 Power technology
Invite ZIGBEE experts to provide training (Beijing Shenyang area)
I am working on a USB to ZIGBEE adapter project, which requires controlling other people's smart home accessories. I am using TICC2530 and have encountered some difficulties during the development pro...
Hikari RF/Wirelessly
Spartan-3AN XC3S50AN clock
Excuse me, is there any mention of clock range in the datasheet of XC3S50AN? Do you need to connect an external clock resource to the FPGA? What is the maximum range that this FPGA can reach? Can anyo...
jeff0725 FPGA/CPLD
Share a micro USB to serial port board
Originally it was intended to be used to burn 430, the bsl download interface is reserved, the chip used is CH340 with positive and negative power supply 5V 3V3 -5V output [b][color=#5E7384][img]https...
xutong MCU
FPGAs—The Future of AI
FPGA - the future of artificial intelligence Feasibility analysis of artificial intelligence based on large-scale digital logic Note: This article was written a year ago and has a certain degree of po...
黑衣人 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1417  2438  2716  419  1665  29  50  55  9  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号