EEWORLDEEWORLDEEWORLD

Part Number

Search

AT25256AW-10SI-2.7-T

Description
EEPROM 存储器 IC 256Kb(32K x 8) SPI 20 MHz 8-SOIC
Categorysemiconductor    memory   
File Size290KB,20 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

AT25256AW-10SI-2.7-T Overview

EEPROM 存储器 IC 256Kb(32K x 8) SPI 20 MHz 8-SOIC

AT25256AW-10SI-2.7-T Parametric

Parameter NameAttribute value
category
Microchip Technology
-
Tape and Reel (TR)
memory typenon-volatile
memory formatEEPROM
technologyEEPROM
storage256Kb(32K x 8)
memory interfaceSPI
Clock frequency20 MHz
Write cycle time - words, pages5ms
Voltage - Power supply2.7V ~ 5.5V
Operating temperature-40°C ~ 85°C(TA)
Installation typesurface mount type
Package/casing8-SOIC (0.209", 5.30mm wide)
Supplier device packaging8-SOIC
AT25256
Features
Serial Peripheral Interface (SPI) Compatible
Supports SPI Modes 0 (0,0) and 3 (1,1)
Low-voltage and Standard-voltage Operation
– 2.7 (V
CC
= 2.7V to 5.5V)
– 1.8 (V
CC
= 1.8V to 5.5V)
20 MHz Clock Rate (5V)
64-byte Page Mode and Byte Write Operation
Block Write Protection
– Protect 1/4, 1/2, or Entire Array
Write Protect (WP) Pin and Write Disable Instructions for
Both Hardware and Software Data Protection
Self-timed Write Cycle (5 ms Max)
High-reliability
– Endurance: 100,000 Write Cycles
– Data Retention: >100 Years
Automotive Grade, Extended Temperature and Lead-free/Halogen-free
Devices Available
8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP
and 8-ball dBGA2
Packages
SPI Serial
EEPROMs
128K (16,384 x 8)
256K (32,768 x 8)
Description
The AT25128A/256A provides 131,072/262,144 bits of serial electrically-erasable pro-
grammable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits
each. The device is optimized for use in many industrial and commercial applications
where low-power and low-voltage operation are essential. The devices are available in
space saving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP
and 8-ball dBGA2 packages. In addition, the entire family is available in 2.7V (2.7V to
5.5V) and 1.8V (1.8V to 5.5V) versions.
The AT25128A/256A is enabled through the Chip Select pin (CS) and accessed via a
3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and
Serial Clock (SCK). All programming cycles are completely self-timed, and no sepa-
rate ERASE cycle is required before WRITE.
AT25128A
AT25256A
Preliminary
Pin Configurations
Pin Name
CS
SCK
SI
SO
GND
VCC
WP
HOLD
NC
DC
Function
Chip Select
Serial Data Clock
Serial Data Input
Serial Data Output
Ground
Power Supply
Write Protect
Suspends Serial Input
No Connect
Don't Connect
CS
SO
WP
GND
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
CS
SO
WP
GND
8-ball dBGA2
VCC
HOLD
SCK
SI
8
7
6
5
1
2
3
4
8-lead TSSOP
CS
SO
WP
GND
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
CS
SO
WP
GND
Bottom View
8-lead PDIP
8-lead SOIC
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
Rev. 3368D–SEEPR–6/04
1
Integrated controller for secondary synchronous rectification and output current sharing
Integrated controller for secondary synchronous rectification and output current sharing Abstract: CompactPCI (cPCI) power supplies have been recognized in the fields of computers, industry, and telec...
zbz0529 Industrial Control Electronics
Maintenance example of inverter switching power supply
The following are some experiences summarized by engineers during the maintenanceprocess for your reference. I hope it will be helpful to you.Several maintenance steps for switching power supplies are...
dlpowtran Industrial Control Electronics
   Windows CE development history 
The historical changes of WindowsCE development[img]http://bbs.cn.yimg.com/user_img/200903/02/ybc9810@yahoo.cn_1235983753698943.jpg[/img] After ten years, I am finally leaving this city. When I was pa...
年后失业 Embedded System
How to improve the left shift of LED dot matrix?
A while ago, I bought a 16×64 dot matrix screen with STC89C52RC driver from another forum . Based on the actual object, I have drawn its circuit and downloaded a left shift program , but after a long ...
简糊仙 51mcu
Asynchronous Timing Design in ASIC.pdf
Asynchronous Timing Design in ASIC.pdf...
zxopenljx FPGA/CPLD
Implementation of large file storage on Linux platform (greater than 2G)
When compiling the program, set the file offset. The interface is used to handle file offsets: one group uses 32-bit file offsets and the other group uses 64-bit file offsets. The key point is to add ...
37°男人 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1599  2155  2368  431  2032  33  44  48  9  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号