EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

887-070-520-201

Description
70 位置 母头 连接器 非指定 - 双边 镀金 0.156"(3.96mm) 黑色
CategoryThe connector    Card edge connector   
File Size313KB,4 Pages
ManufacturerEDAC
Environmental Compliance
Download Datasheet Parametric View All

887-070-520-201 Online Shopping

Suppliers Part Number Price MOQ In stock  
887-070-520-201 - - View Buy Now

887-070-520-201 Overview

70 位置 母头 连接器 非指定 - 双边 镀金 0.156"(3.96mm) 黑色

887-070-520-201 Parametric

Parameter NameAttribute value
category
MakerEDAC
series887
PackageBulk
card typeUnspecified - Bilateral
genderfemale head
针位/格/排数35
Number of needles70
Card thickness0.054" ~ 0.070"(1.37mm ~ 1.78mm)
Number of rows2
spacing0.156"(3.96mm)
readingpair
characteristic-
Installation typeThrough hole
Terminationwelding
Contact materialcopper alloy
触头表面处理gold plated
触头表面处理厚度10.0µin(0.25µm)
Contact typecantilever
colorblack
法兰特征-
Operating temperature-40°C ~ 125°C
Material - InsulationPolyphenylene sulfide (PPS)
Termination Rows2
Basic product number887-070
Atmel SAM D21 Xplained Pro (01) System installation is not smooth
This is my first time using Atmel Studio. I downloaded this version from the official website and installed it:After the installation is complete, I can successfully execute the program:But after plug...
slotg MCU
Please recommend a unipolar AD conversion chip with few pins
I recently used STM32F767 in a project. The internal AD is 12 bits, which does not meet the requirements. I looked for ADS1274, which has 64 pins, but it has too many pins. I also looked for other AD ...
chenbingjy stm32/stm8
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2852  2707  2926  798  2751  58  55  59  17  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号