EEWORLDEEWORLDEEWORLD

Part Number

Search

ASCO-44.000MHZ-EK-T3

Description
standard clock oscillators 44.000mhz 30ppm 3.3volt -20c + 70c
CategoryPassive components   
File Size122KB,1 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet View All

ASCO-44.000MHZ-EK-T3 Overview

standard clock oscillators 44.000mhz 30ppm 3.3volt -20c + 70c

0.063 ±0.004
1.6 ±0.1
0.02
0.6
0.02
0.5
0.02
0.6
#4
#3
0.02
0.5
0.05 ±0.004
1.2 ±0.1
#1
#2
1
0.02
0.5
0.01
0.3
Land dimensions
0.016 ±0.004
0.4 ±0.1
0.024 ±0.004
0.6 ±0.1
Terminal assignment
#4
#3
#1
#2
0.016 ±0.004
0.4 ±0.1
C0.15
0.01
0.3
0.004
0.1
#1: Stand-by
#2: GND
#3: Output
#4: VDD
UNLESS OTHERWISE SPECIFIED:
DIMENSIONS ARE IN INCH(MM)
SURFACE FINISH:
TOLERANCES:
LINEAR:
ANGULAR:
NAME
DRAWN
CHK'D
APPV'D
MFG
Q.A
MATERIAL:
DWG NO.
SAAZVAT
XXXXXX
#4
FINISH:
0.02
0.5
#3
0.020 ±0.004
0.5 ±0.1
#1
<TOP VIEW>
#2
DEBUR AND
BREAK SHARP
EDGES
DO NOT SCALE DRAWING
REVISION
-
SIGNATURE
DATE
0.020 ±0.004
0.5 ±0.1
#2 IS CONNECTED TO
THE METAL LID ( 1).
TOP PACKAGE MARKING IS
FOR ILLUSTRATION PURPOSES ONLY
30332 Esperanza, Rancho Santa margarita, California 92688
TITLE:
ULTRA MINIATURE SMD CRYSTAL CLOCK
OSCILLATOR
ASCO
SHEET 1 OF 1
A3
WEIGHT:
SCALE:40:1
cadence file configuration.
cadence file configuration....
fighting PCB Design
【TI Wireless Theme Collection】+ CC2530 application based on unit track plate measurement system
[i=s]This post was last edited by yichun417 on 2014-10-28 10:37[/i] [align=left][color=#0000ff][b]In order to meet the requirements of my country's high-speed railway construction, slab ballastless tr...
yichun417 Wireless Connectivity
STM32 Study Notes - RTC
When I wrote this study note, it was not long after the last note. During this period, some netizens asked why I didn't update the article. The main reason was that I was too busy at work and didn't h...
zjw50001 stm32/stm8
Reasons for using assign in Verilog
When using assign in Verilog, the following error occurs: assign lholdA = state[1]; assign ads = state[0]; error:***Illegal LHS of continuous assign . What's going on?...
eeleader FPGA/CPLD
Is p1 && p2 the same as p1 & p2?
Some logical operators have two s, and some have one . The same is true for logical OR ||. Can an expert tell me if one or two give the same result?...
wrlsohu 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 273  50  1350  1763  4  6  1  28  36  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号