530AA1296M40DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530AA1296M40DG

530AA1296M40DG: Descriptionstandard clock oscillators single XO 6 pin 0.3ps RS jtr (ncnr); CategoryPassive components; File Size127KB，12 Pages; ManufacturerSilicon; Environmental Compliance

Download Datasheet View All

530AA1296M40DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530AA1296M40DG	-	-	View	Buy Now

530AA1296M40DG Overview

standard clock oscillators single XO 6 pin 0.3ps RS jtr (ncnr)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features



1 . 4 GH

)

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

PCF8591 hardware interface (circuit diagram pin diagram)

High power motor simple program control circuit

One person operates the line number circuit

Picoammeter circuit diagram

Type 7 overcurrent protection circuit diagram b

Improved ZCT-PWM converter topology

Encoder Problems: [backcolor=rgb(222, 240, 251)]I recently took over a project that requires a stepper motor driver and an encoder. [/backcolor] [backcolor=rgb(222, 240, 251)]The encoder has four signal lines, A, B, A\...; chenbingjy stm32/stm8

Why does creating a thread fail in WINCE? It's so strange, help me!: I will >> use AfxBeginThread to create a working thread in WINCE. This thread does not have any loops. It will > exit after running, and all resources in the thread have been released. But at a certai...; kids Embedded System

Basic elements of SMT process: [align=left][font=Arial][color=#000][size=10.5pt] [/size][/color][color=#000][size=10.5pt]The basic process elements of SMT include: screen printing (or dispensing), mounting (curing), reflow solderin...; PCB培训 PCB Design

About CCS2.2 installation issues: I have just started to learn DSP and want to learn TMS320LF240X. I need to install CCS2.2. Can this software be installed and run on Windows 7? Please give me some advice. If there is any DSP learning...; 明镜台109 DSP and ARM Processors

QII 9.1 (NIOS9.1) version users read and write EPCS: Yesterday, I was unable to read and write EPCS, and now I finally found a solution.Add in the main function file:#define ALT_USE_EPCS_FLASH#include altera_avalon_epcs_flash_controller.hThis order must...; wstt FPGA/CPLD

I need some advice from an expert. I am making a spwm waveform, but I don't know where the program went wrong? ? ? ?: Please help me see how to change it. The spwm waveform just won't come out. When I use an oscilloscope to observe it, I only see the waveform in the picture I posted below. It's urgent, please help me...; a372708078 MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components