N74176A datasheet, PDF - EEWORLD Datasheet

N74176A: DescriptionIC TTL/H/L SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, PDIP14, Counter; Categorylogic logic; File Size30KB，1 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric View All

N74176A Overview

IC TTL/H/L SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, PDIP14, Counter

Parameter Name	Attribute value
Maker	NXP
package instruction	,
Reach Compliance Code	unknown
Other features	DIVIDE BY 2 AND DIVIDE BY 5 FUNCTIONS
Counting direction	UP
series	TTL/H/L
JESD-30 code	R-PDIP-T14
Load capacitance (CL)	24 pF
Load/preset input	YES
Logic integrated circuit type	DECADE COUNTER
Operating mode	ASYNCHRONOUS
Number of digits	3
Number of functions	2
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	100 ns
Certification status	Not Qualified
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal location	DUAL
Trigger type	NEGATIVE EDGE
minfmax	25 MHz
Base Number Matches	1

Getting Started with Hardware: Getting Started with Hardware...; zxy0226 Analog electronics

1553B, 429 aviation bus protocol: The American company EXCALIBUR focuses on the research and production of bus boards. It is a leading enterprise that provides high-quality and effective data bus interfaces, coupling devices, cables, ...; tangyn Industrial Control Electronics

Share a TI ARM9 AM1806 IAR download routine: Ha, let me share a routine program for TI ARM9 AM1806 IAR, a marquee, mainly about the application of IAR environment and detecting whether the CPU can work normally! ! !Only the internal RAM is used,...; MouseCat DSP and ARM Processors

Design of Phase Detection Broadband Frequency Measurement System Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

How to implement macro compilation in VHDL: Dear colleagues, Now I have encountered a problem in the development process, and I would like to ask you for advice:In Verilog, we use macro compilation to automatically add version numbers to the pr...; patriotiii FPGA/CPLD

Compressed and uncompressed dll, xip dll and non-xip dll in wince: Due to the specific requirements of embedded systems, CE must use and save physical memory more effectively than desktop systems, and adopts ROM file system and RAM file system. [color=#0000FF] Compre...; xmjianfu Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components