IDT71V3548S133BG datasheet, PDF

Datasheet> All Categories > IDT71V3548S133BG

Preview

IDT71V3548S133BG: Description256k x 18 3.3V synchronous zbt sram 3.3V I/O, burst counter pipelined outputs; File Size490KB，26 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Compare View All

IDT71V3548S133BG Overview

256k x 18 3.3V synchronous zbt sram 3.3V I/O, burst counter pipelined outputs

Preview

Download Datasheet

View All

256K x 18

3.3V Synchronous ZBT SRAM

3.3V I/O, Burst Counter

Pipelined Outputs

IDT71V3548S

IDT71V3548SA

Features

256K x 18 memory configurations

Supports high performance system speed - 133 MHz

(4.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (V

DDQ)

Optional Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

Description

The IDT71V3548 are 3.3V high-speed 4,718,592-bit (4.5 Megabit)

synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or

Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it

read or write.

The IDT71V3548 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3548

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will be

completed. The data bus will tri-state two cycles after chip is deselected

or a write is initiated.

The IDT71V3548 has an on-chip burst counter. In the burst

mode, the IDT71V3548 can provide four cycles of data for a single address

presented to the SRAM. The order of the burst sequence is defined by the

LBO

input pin. The

LBO

pin selects between linear and interleaved burst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V3548 SRAMs utilize IDT's latest high-performance CMOS

process and are packaged in a JEDEC standard 14mm x 20mm 100- pin

plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA)

and 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5296 tbl 01

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst addre ss / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

MAY 2002

DSC-5296/03

IDT71V3548S133BG Related Products

	IDT71V3548S133BG	IDT71V3548S133BGI	IDT71V3548S100PFI	IDT71V3548S100PF	IDT71V3548S133BQ
Description	256k x 18 3.3V synchronous zbt sram 3.3V I/O, burst counter pipelined outputs	256k x 18 3.3V synchronous zbt sram 3.3V I/O, burst counter pipelined outputs	256k x 18 3.3V synchronous zbt sram 3.3V I/O, burst counter pipelined outputs	256k x 18 3.3V synchronous zbt sram 3.3V I/O, burst counter pipelined outputs	256k x 18 3.3V synchronous zbt sram 3.3V I/O, burst counter pipelined outputs

Recommended Resources

C523 double column vertical lathe control circuit 03

Charge pump voltage converter series connection 4 times voltage circuit diagram

Simple public telephone meter circuit diagram

555 emergency DC fluorescent lamp circuit

M50142P (TV) infrared remote control transmitter circuit

Transistor bistable trigger circuit

Autonomous driving company TuSimple is recruiting for 2022, welcome to apply: [i=s]This post was last edited by tusimple on 2022-1-13 10:26[/i]Autonomous driving company TuSimple 2022 recruitment announcementCompany Introduction TuSimple (NASDAQ: TSP) was founded in September 2...; tusimple Recruitment

Today at 10am [Live Broadcast] Design Challenges of Modern Power Tools and Solutions from Infineon and Avnet: [url=https://bbs.eeworld.com.cn/huodongform/index.php?id=44]Today at 10 am [Live Broadcast] Design Challenges of Modern Power Tools and Solutions from Infineon and Avnet[/url] [font=微软雅黑][size=4][colo...; EEWORLD社区 Integrated technical exchanges

Ethernet frame problem under wince: I want to ask, how to send Ethernet frames under wince? C language, there is no WINPCAP available under wince. Should I use NDIS? I don’t understand these things. Do I have to use the middle layer NDI...; 七七零零 Embedded System

Consulting on replacing ATMEGA48PA: [color=#000][font=Arial][size=14px]I used the MCU ATMEGA48PA-PU DIP28 to design a product. Now, due to the price increase and shortage of this chip, I want to change it to the ATMEGA48PA-AU QFP32 SMD ...; angry0301 Microchip MCU

How to set the EVC dialog box without an outer border: In the dialog box properties-Styles-option, after selecting POPUP and None, I found that there was a system menu bar on the dialog box. After clicking the cross to close it, I found that the menu disa...; szfpga Embedded System

What is your understanding of this C language?: In the header file of the TI routine, there is this sentence:#ifdef __cplusplusextern \"C\" {#endif.........#ifdef __cplusplus}#endif /* extern \"C\" */What does this mean? ?...; 果果女 Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components