SN74LVC138AGQNR datasheet, PDF

Datasheet> All Categories > logic> logic> SN74LVC138AGQNR

SN74LVC138AGQNR: DescriptionEncoders, Decoders, Multiplexers & Demultiplexers Line Decoder; Categorylogic logic; File Size1MB，33 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74LVC138AGQNR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74LVC138AGQNR	-	-	View	Buy Now

SN74LVC138AGQNR Overview

Encoders, Decoders, Multiplexers & Demultiplexers Line Decoder

SN74LVC138AGQNR Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	BGA
package instruction	PLASTIC, VFBGA-20
Contacts	20
Reach Compliance Code	not_compliant
ECCN code	EAR99
Factory Lead Time	1 week
Other features	TWO ACTIVE-LOW AND ONE ACTIVE-HIGH ENABLE INPUTS
series	LVC/LCX/Z
Input adjustment	STANDARD
JESD-30 code	R-PBGA-B20
JESD-609 code	e0
length	4 mm
Logic integrated circuit type	OTHER DECODER/DRIVER
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of functions	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	INVERTED
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Encapsulate equivalent code	BGA20,4X5,25
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	240
power supply	3.3 V
Prop。Delay @ Nom-Sup	6.7 ns
propagation delay (tpd)	22 ns
Certification status	Not Qualified
Maximum seat height	1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	0.65 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3 mm

SN74LVC138AGQNR Related Products

	SN74LVC138AGQNR	SN74LVC138ADR	SN74LVC138APWRG4
Description	Encoders, Decoders, Multiplexers & Demultiplexers Line Decoder	Logic Type: Decoder/Demultiplexer Additional Features:-	Logic Type: Decoder/Demultiplexer Additional Features:-
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Contains lead	Lead free	Lead free
Is it Rohs certified?	incompatible	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	BGA	SOIC	TSSOP
package instruction	PLASTIC, VFBGA-20	SOP, SOP16,.25	TSSOP, TSSOP16,.25
Contacts	20	16	16
Reach Compliance Code	not_compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99
Factory Lead Time	1 week	6 weeks	6 weeks
Other features	TWO ACTIVE-LOW AND ONE ACTIVE-HIGH ENABLE INPUTS	TWO ACTIVE-LOW AND ONE ACTIVE-HIGH ENABLE INPUTS	TWO ACTIVE-LOW AND ONE ACTIVE-HIGH ENABLE INPUTS
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
Input adjustment	STANDARD	STANDARD	STANDARD
JESD-30 code	R-PBGA-B20	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e0	e4	e4
length	4 mm	9.9 mm	5 mm
Logic integrated circuit type	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER
MaximumI(ol)	0.024 A	0.024 A	0.024 A
Humidity sensitivity level	1	1	1
Number of functions	1	1	1
Number of terminals	20	16	16
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Output polarity	INVERTED	INVERTED	INVERTED
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	SOP	TSSOP
Encapsulate equivalent code	BGA20,4X5,25	SOP16,.25	TSSOP16,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL	TR	TR
Peak Reflow Temperature (Celsius)	240	260	260
power supply	3.3 V	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	6.7 ns	6.7 ns	6.7 ns
propagation delay (tpd)	22 ns	22 ns	22 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1 mm	1.75 mm	1.2 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.65 V	1.65 V	1.65 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	BALL	GULL WING	GULL WING
Terminal pitch	0.65 mm	1.27 mm	0.65 mm
Terminal location	BOTTOM	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	3 mm	3.9 mm	4.4 mm
Load capacitance (CL)	-	50 pF	50 pF
Number of digits	-	8	8
Maximum supply current (ICC)	-	0.01 mA	0.01 mA
Base Number Matches	-	1	1

Recommended Resources

Pulse signal generation and display circuit c

Step AC voltage regulator circuit

Linear amplifier circuit with output power up to 300W

Smoke warning sign circuit

LA4550 power amplifier circuit

Low noise 100MHz variable gain amplifier circuit

555 Oscillator Trigger Signal: The monostable trigger receives the 40ms pulse wave output from the P1.3 port of the S430F1101. After the voltage boost and pulse width control of the trigger, it outputs a square wave with a constant...; zhangli89032177 Analog electronics

Puzhong Technology 51 MCU Development Board v3.0 Dynamic Digital Tube Part: #include typedef unsigned char u8; typedef unsigned int u16; u8 smgduan[16]={0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F, 0x77, 0x7C, 0x39, 0x5E, 0x79, 0x71}; // Segment selection u8 sm...; gbjkjku MCU

Why can't the SPI digital isolation chip ISO7241A on the DRV8301demo board work?: As the title says, I recently used TI motor driver demo board DRV8301 to develop motor driver, which requires SPI communication. After the software writes the SPIA program, the output signal TX needs ...; lYB Analogue and Mixed Signal

Please help me with the problem of vxworks hung: This is a simple taskwhile(1) { _tv.tv_sec = 0; _tv.tv_usec = time; /* If using 10000 us, then the system hang will not occur. */res = select(0, NULL, NULL, NULL, _tv); if (res0errno != EINTRerrno != ...; lyl19 Real-time operating system RTOS

STM32F103 timer clock not understood: Today I saw a blog post that says: Assuming the system clock is 72Mhz, TIM1 is derived from PCLK2 (72MHz), and TIM2-7 is derived from PCLK1. The key is to set the clock pre-division number and the val...; ddllxxrr stm32/stm8

51 MCU serial communication problem: There is no serial port protocol between the upper and lower computers. When one side is ready to receive, the other side can send. Now the question is how can the receiver know that the data stream h...; manly88 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components