EEWORLDEEWORLDEEWORLD

Part Number

Search

M52S128324A-10BG

Description
1M x 32 bit x 4 banks synchronous dram
File Size747KB,47 Pages
ManufacturerElite
Download Datasheet Compare View All

M52S128324A-10BG Overview

1M x 32 bit x 4 banks synchronous dram

ESMT
SDRAM
M52S128324A
1M x 32 Bit x 4 Banks
Synchronous DRAM
FEATURES
JEDEC standard 2.5V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
- CAS Latency (1, 2 & 3 )
- Burst Length ( 1, 2, 4, 8 & full page )
- Burst Type ( Sequential & Interleave )
All inputs are sampled at the positive going edge of the
system clock
Special function support
- PASR (Partial Array Self Refresh)
- TCSR (Temperature compensated Self Refresh)
Issued by EMRS
- DS (Driver Strength)
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
ORDERING INFORMATION
Product No.
M52S128324A-7TG
M52S128324A-7BG
MAX
FREQ.
143MHz
143MHz
PACKAGE COMMENTS
86 TSOPII
90 FBGA
86 TSOPII
90 FBGA
Pb-free
Pb-free
Pb-free
Pb-free
M52S128324A-10TG 100MHz
M52S128324A-10BG 100MHz
GENERAL DESCRIPTION
The M52S128324A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits.
Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.
Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a
variety of high bandwidth, high performance memory system applications.
Elite Semiconductor Memory Technology Inc.
Publication Date: Mar. 2009
Revision: 1.4
1/47

M52S128324A-10BG Related Products

M52S128324A-10BG M52S128324A-10TG M52S128324A-7BG M52S128324A-7TG M52S128324A
Description 1M x 32 bit x 4 banks synchronous dram 1M x 32 bit x 4 banks synchronous dram 1M x 32 bit x 4 banks synchronous dram 1M x 32 bit x 4 banks synchronous dram 1M x 32 bit x 4 banks synchronous dram
FPGA Engineer Interview Questions Collection-2
[table=98%][tr][td] [color=#000000]1 What is Setup and Holdup time? [/color] [color=#000000]2 What is competition and adventure phenomenon? How to judge? How to eliminate? [/color] [color=#000000]3 Us...
unbj FPGA/CPLD
ADS1220 3-wire/4-wire RTD test, how to perform open circuit detection?
ADS1220 3-wire/4-wire thermal resistor test, how to do open circuit detection? Refer to the official circuit as shown in the figure...
好久不见xq Analogue and Mixed Signal
A large number of PCB files for practice
A large number of PCB files for practice are shared by people for reference...
hex119 PCB Design
How to access the bus under WinCE6.0?
I am debugging a TDA8007 chip, which is a bus interface with S3C6410. I connected it to nCS4. I followed the following ideas, but when I used an oscilloscope to see the bus, there was no high or low l...
xiaolou7 Embedded System
Borland C++ Programming Technology
Borland C++ Programming Technology...
ytmitxihc Embedded System
TI flashlight charging modification
A flashlight was given away in a previous TI event in the forum! However, the external charger requires a dedicated charger, which is not universal. It would be more practical if it could be charged d...
蓝雨夜 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2307  2857  887  1969  2122  47  58  18  40  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号