IN74HC20
D
UAL
4-I
NPUT
NAND G
ATE
High-Performance Silicon-Gate CMOS
The IN74HC20 is identical in pinout to the LS/ALS20. The
device inputs are compatible with standard CMOS outputs; with
pullup resistors, they are compatible with LS/ALSTTL outputs.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
µA
High Noise Immunity Characteristic of CMOS Devices
•
•
•
•
ORDERING INFORMATION
IN74HC20N Plastic
IN74HC20D SOIC
T
A
= -55° to 125° C for all
packages
PIN ASSIGNMENT
LOGIC DIAGRAM
NC = NO CONNECTION
PIN 14 =V
CC
PIN 7 = GND
PINS 3,11 = NO CONNECTION
A
L
X
X
X
H
FUNCTION TABLE
Inputs
B
C
X
X
L
X
X
L
X
X
H
H
D
X
X
X
L
H
Output
Y
H
H
H
H
L
X = don’t care
1
IN74HC20
MAXIMUM RATINGS
*
Symbol
Parameter
Value
Unit
V
CC
DC Supply Voltage (Referenced to GND)
-0.5 to +7.0
V
V
IN
DC Input Voltage (Referenced to GND)
-1.5 to V
CC
+1.5
V
V
OUT
DC Output Voltage (Referenced to GND)
-0.5 to V
CC
+0.5
V
I
IN
DC Input Current, per Pin
mA
±20
I
OUT
DC Output Current, per Pin
mA
±25
I
CC
DC Supply Current, V
CC
and GND Pins
mA
±50
P
D
Power Dissipation in Still Air, Plastic DIP+
750
mW
SOIC Package+
500
Tstg
Storage Temperature
-65 to +150
°C
260
T
L
Lead Temperature, 1 mm from Case for 10
°C
Seconds
(Plastic DIP or SOIC Package)
*
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package: : - 7 mW/°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
V
CC
DC Supply Voltage (Referenced to GND)
V
IN
, V
OUT
DC Input Voltage, Output Voltage (Referenced to
GND)
T
A
Operating Temperature, All Package Types
t
r
, t
f
Input Rise and Fall Time
(Figure V
CC
=2.0 V
1)
V
CC
=4.5 V
V
CC
=6.0 V
Min
2.0
0
-55
0
0
0
Max
6.0
V
CC
+125
1000
500
400
Unit
V
V
°C
ns
This device contains protection circuitry to guard against damage due to high static
voltages or electric fields. However, precautions must be taken to avoid applications of any voltage
higher than maximum rated voltages to this high-impedance circuit. For proper operation, V
IN
and
V
OUT
should be constrained to the range GND≤(V
IN
or V
OUT
)≤V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or
V
CC
). Unused outputs must be left open.
2
IN74HC20
AC ELECTRICAL CHARACTERISTICS(C
L
=50pF,Input t
r
=t
f
=6.0 ns)
Guaranteed Limit
V
CC
Symbol
Parameter
V
25
°C ≤85°C ≤125°
C
to
-55°C
135
115
90
t
PLH
,
Maximum Propagation Delay, Input A 2.0
27
23
18
t
PHL
,B,C or D to Output Y (Figures 1 and 2)
4.5
23
20
15
6.0
110
95
75
t
TLH
, t
THL
Maximum Output Transition Time, Any 2.0
22
19
15
Output (Figures 1 and 2)
4.5
19
16
13
6.0
C
IN
Maximum Input Capacitance
-
10
10
10
Power Dissipation Capacitance (Per
Gate)
Used to determine the no-load dynamic
power
consumption:
2
P
D
=C
PD
V
CC
f+I
CC
V
CC
Typical @25°C,V
CC
=5.0 V
26
pF
Unit
ns
ns
pF
C
PD
Figure 1. Switching Waveforms
Figure 2. Test Circuit
EXPANDED LOGIC DIAGRAM
(1/2 of the Device)
4
京公网安备 11010802033920号
EEWORLD
