EEWORLDEEWORLDEEWORLD

Part Number

Search

P580-38OCL

Description
38mhz-320mhz low phase noise vcxo
File Size175KB,10 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet Compare View All

P580-38OCL Overview

38mhz-320mhz low phase noise vcxo

(Preliminary)
PL580-35/37/38/39
38MHz-320MHz Low Phase Noise VCXO
FEATURES
Less than 0.4ps RMS (12KHz-20MHz) phase
jitter for
all frequencies
.
Less than 25ps (typ.) peak to peak jitter for all
frequencies.
Low phase noise output (@ 1MHz frequency
offset
-144dBc/Hz for 155.52MHz
-140dBC/Hz for 311.04MHz
19MHz-40MHz crystal input.
38MHz-320MHz output.
Available in PECL, LVDS, or CMOS outputs.
No external varicap required.
Output Enable selector.
Wide pull range (+/-200ppm).
3.3V operation.
Available in 3x3 QFN or 16-pin TSSOP
packages.
PACKAGE PIN ASSIGNMENT
VDDANA
XIN
XOUT
SEL2^
OE_CTRL
VCON
GNDANA
LP
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GNDBUF
QBAR
VDDBUF
Q
GNDBUF
LM
PL580-3X
16-pin TSSOP
VDDANA
SEL0^
10
XOUT
12
13
14
15
16
1
11
SEL1^
9
XIN
8
7
6
GNDBUF
QBAR
VDDBUF
Q
DESCRIPTION
The PL580-3X is a monolithic low jitter and low
phase noise VCXO, capable of 0.4ps RMS phase
jitter and CMOS, LVDS, or PECL outputs, covering a
wide frequency output range up to 320MHz. It allows
the control of the output frequency with an input
voltage (VCON), using a low cost crystal.
The frequency selector pads of PL580-3X enable
output frequencies of (2, 4, 8, or 16) * F
XIN
. The
PL580-3X is designed to address the demanding
requirements of high performance applications such
as SONET, GPS, Video, etc.
SEL2^
OE_CTRL
VCON
PL580-3X
2
3
4
5
GNDANA
3x3 QFN
Note1: QBAR is used for single ended CMOS output
.
Note2: ^ Denotes internal pull up resistor.
BLOCK DIAGRAM
VCON
VARICAP
VCO
Divider
Charge
Pump
+
Loop
Filter
Output
Divider
(1,2,4,8)
GNDBUF
LP
LM
XIN
XOUT
XTAL
OSC
Phase
Detector
VCO
(F
XiN
x16)
QBAR
Q
Performance Tuner
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/14/06 Page 1

P580-38OCL Related Products

P580-38OCL P580-38QCL P580-37OCL P580-39OCL P580-35OCL P580-35QCL
Description 38mhz-320mhz low phase noise vcxo 38mhz-320mhz low phase noise vcxo 38mhz-320mhz low phase noise vcxo 38mhz-320mhz low phase noise vcxo 38mhz-320mhz low phase noise vcxo 38mhz-320mhz low phase noise vcxo
EEWORLD University Hall----Live Replay: TI Sitara? Latest AM64X Platform Introduction
Live replay: TI Sitara? Latest AM64X platform introduction : https://training.eeworld.com.cn/course/6089...
hi5 Integrated technical exchanges
【Design Plan】Simple Calculator V1.00
[i=s]This post was last edited by ddllxxrr on 2014-3-4 18:25[/i] In the past two days, I have made a calculator using the STM32F429i development board. The principle is as follows: 1. Use the drawing ...
ddllxxrr stm32/stm8
Newbie help
//Receive program#include#define uchar unsigned char #define uint unsigned int uchar buffer[9]; uchar a,num; uint n; sbit RS=P2^0; //Register select bit, define RS bit as P2.0 pin sbit RW=P2^1; //Read...
liujianyi 51mcu
[Project source code] FPGA-based digital tube font, used to display numbers on the LCD screen
Recently, I need to display digital tube-style numbers on the LCD screen. I have been thinking about it for a long time but can't find a good solution. When I was writing a document note about using P...
小梅哥 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 235  691  2543  248  545  5  14  52  11  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号