3D7205S-75 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D7205S-75

3D7205S-75: Descriptionmonolithic 5-tap fixed delay line; Categorylogic logic; File Size126KB，4 Pages; ManufacturerData Delay Devices

Download Datasheet Parametric Compare View All

3D7205S-75 Overview

monolithic 5-tap fixed delay line

3D7205S-75 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	SOIC
package instruction	0.300 INCH, SOIC-16
Contacts	16
Reach Compliance Code	compliant
series	CMOS/TTL
Input frequency maximum value (fmax)	0.89 MHz
JESD-30 code	R-PDSO-G16
length	10.3 mm
Logic integrated circuit type	SILICON DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	375 ns
width	7.5 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D7205

MONOLITHIC 5-TAP

FIXED DELAY LINE

(SERIES 3D7205)

FEATURES

•

1 8

VDD

All-silicon, low-power CMOS

2 7

technology

3 6

GND

4 5

TTL/CMOS compatible

inputs and outputs

3D7205Z

SOIC

Vapor phase, IR and wave

(150 Mil)

solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

8 through 500ns

Delay tolerance:

5% or 2ns

Temperature stability:

±3%

typical (0C-70C)

Vdd stability:

±2%

typical (4.75V-5.25V)

Minimum input pulse width:

20% of total delay

14-pin DIP and 16-pin SOIC available as drop-in

replacements for hybrid delay lines

PACKAGES

GND

VDD

N/C

GND

VDD

N/C

3D7205M DIP

3D7205H Gull-Wing

N/C

GND

VDD

N/C

3D7205 DIP

3D7205G Gull-Wing

3D7205K Unused pins

removed

3D7205S SOL

(300 Mil)

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D7205 5-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 8.0ns through 100ns. The

input is reproduced at the outputs without inversion, shifted in time as

per the user-specified dash number. The 3D7205 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

PIN DESCRIPTIONS

VDD

GND

N/C

Delay Line Input

Tap 1 Output (20%)

Tap 2 Output (40%)

Tap 3 Output (60%)

Tap 4 Output (80%)

Tap 5 Output (100%)

+5 Volts

Ground

No Connection

The all-CMOS 3D7205 integrated circuit has been designed as a

reliable, economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 8-pin auto-

insertable DIP and a space saving surface mount 8-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

PART NUMBER

DIP-8

3D7205M

3D7205H

SOIC-8

3D7205Z

DIP-14

3D7205

3D7205K

SOIC-16

3D7205S

TOLERANCES

TOTAL

DELAY (ns)

TAP-TAP

DELAY

(ns)

Max

Operating

Frequency

INPUT RESTRICTIONS

Absolute

Max

Oper. Freq.

Min

Operating

Pulse Width

Absolute

Min

Oper. P.W.

-8

-10

-15

-20

-25

-30

-50

-75

-100

-8

-10

-15

-20

-25

-30

-50

-75

-100

-8

-10

-15

-20

-25

-30

-50

-75

-100

-8

-10

-15

-20

-25

-30

-50

-75

-100

40.0

2.0

50.0

2.5

75.0

3.8

100

5.0

125

6.3

150

7.5

250

12.5

375

18.8

500

25.0

8.0

1.5

10.0

2.0

15.0

2.3

20.0

2.5

25.0

2.5

30.0

3.0

50.0

5.0

75.0

7.5

100

10.0

9.52 MHz

6.67 MHz

4.44 MHz

3.33 MHz

2.66 MHz

2.22 MHz

1.33 MHz

0.89 MHz

0.67 MHz

71.4 MHz

50.0 MHz

33.3 MHz

25.0 MHz

20.0 MHz

16.7 MHz

10.0 MHz

6.67 MHz

5.00 MHz

52.5 ns

75.0 ns

113 ns

150 ns

188 ns

225 ns

375 ns

563 ns

750 ns

7.0 ns

10.0 ns

15.0 ns

20.0 ns

25.0 ns

30.0 ns

50.0 ns

75.0 ns

100.0 ns

Doc #96007

12/2/96

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

3D7205S-75 Related Products

	3D7205S-75	3D7205S-50	3D7205S-100	3D7205S-8	3D7205S-20	3D7205S-10	3D7205S-15	3D7205S-30	3D7205S-25
Description	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line	monolithic 5-tap fixed delay line
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC
package instruction	0.300 INCH, SOIC-16	SOP,	SOP,	SOP,	SOP,	SOP,	SOP,	SOP,	SOP,
Contacts	16	16	16	16	16	16	16	16	16
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
series	CMOS/TTL	CMOS/TTL	CMOS/TTL	CMOS/TTL	CMOS/TTL	CMOS/TTL	CMOS/TTL	CMOS/TTL	CMOS/TTL
Input frequency maximum value (fmax)	0.89 MHz	1.33 MHz	0.67 MHz	9.52 MHz	3.33 MHz	6.67 MHz	4.44 MHz	2.22 MHz	2.66 MHz
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
length	10.3 mm	10.3 mm	10.3 mm	10.3 mm	10.3 mm	10.3 mm	10.3 mm	10.3 mm	10.3 mm
Logic integrated circuit type	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE
Number of functions	1	1	1	1	1	1	1	1	1
Number of taps/steps	5	5	5	5	5	5	5	5	5
Number of terminals	16	16	16	16	16	16	16	16	16
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP	SOP	SOP	SOP	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
programmable delay line	NO	NO	NO	NO	NO	NO	NO	NO	NO
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.65 mm	2.65 mm	2.65 mm	2.65 mm	2.65 mm	2.65 mm	2.65 mm	2.65 mm	2.65 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Total delay nominal (td)	375 ns	250 ns	500 ns	40 ns	100 ns	50 ns	75 ns	150 ns	125 ns
width	7.5 mm	7.5 mm	7.5 mm	7.5 mm	7.5 mm	7.5 mm	7.5 mm	7.5 mm	7.5 mm
Base Number Matches	1	1	1	1	1	1	1	1	1
Maker	-	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices	Data Delay Devices

Recommended Resources

One control two constant pressure water supply frequency conversion speed control circuit a

High power oscillator circuit with small distortion

Internal circuit diagram of HM9201 thick film circuit

Single tuned detector

Cupid's Arrow Circuit Diagram

Internal structure block diagram of IGD driver

What does the i2s driver do?: The i2s bus connects the processor and the encoder. Is the i2s driver responsible for controlling the encoder?...; kbiwmz Embedded System

[ATmega4809 Curiosity Nano Review] Buttons: On the ATmega4809 Curiosity Nano, the button uses PF6, which is also the RST pin and is set to GPIO mode by default. Because there is a 100K pull-up resistor R200 on PF6, there is no need to set the i...; dcexpert MCU

quartus driver: How to solve the problem that the displayed driver is not installed? Urgent...; muzili314 FPGA/CPLD

【Sweet Potato RL78/G14 process sticker】Wireless temperature process sticker: [Sweet Potato RL78/G14 Progress Post] Wireless Sensor Node Progress Post (1) + Posting/Showing Board I received the RL78/G14 development board a long time ago. I was busy with work and started reading...; 地瓜patch Renesas Electronics MCUs

Have you fallen into these customer support "pitfalls"? Read the story, write a comment, grab a post and win a gift!: [align=left][b][font=微软雅黑][size=3]No way to get support in the middle of the night, time-consuming to return software to the factory for upgrading, too low efficiency of customer service communication...; EEWORLD社区 Test/Measurement

Who deleted my post? Admin, please explain to me.: [size=5][color=#ff0000]Who deleted my post, title: (Intelligent water leakage automatic switch source code (free download)) There is no advertisement or violation in my post, the administrator should ...; 用心思考 Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components