3D7010-400 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D7010-400

3D7010-400: Descriptionmonolithic 10-tap fixed delay line (series 3d7010); Categorylogic logic; File Size133KB，4 Pages; ManufacturerData Delay Devices

Download Datasheet Parametric View All

3D7010-400 Overview

monolithic 10-tap fixed delay line (series 3d7010)

3D7010-400 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	compliant
Other features	MAX FAN OUT OF 10 74LS LOAD PER OUTPUT; MAX RISE TIME CAPTURED
series	CMOS/TTL
Input frequency maximum value (fmax)	0.83 MHz
JESD-30 code	R-PDIP-T14
length	19.305 mm
Load capacitance (CL)	25 pF
Logic integrated circuit type	SILICON DELAY LINE
Number of functions	1
Number of taps/steps	10
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	4.58 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	400 ns
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D7010

MONOLITHIC 10-TAP

FIXED DELAY LINE

(SERIES 3D7010)

FEATURES

•

All-silicon, low-power CMOS technology*

TTL/CMOS compatible inputs and outputs

Vapor phase, IR and wave solderable

Auto-insertable (DIP package)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

8 through 500ns

Delay tolerance:

5% or 2ns

Temperature stability:

±3%

typical (0C-70C)

Vdd stability:

±2%

typical (4.75V-5.25V)

Minimum input pulse width:

20% of total

delay

N/C

GND

PACKAGES

VDD

O10

N/C

GND

VDD

N/C

O10

3D7010 DIP

3D7010G Gull-Wing

3D7010S

SOL (300 Mil)

For mechanical dimensions, click

here

FUNCTIONAL DESCRIPTION

The 3D7010 10-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 10 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 8ns through 50ns. The input

is reproduced at the outputs without inversion, shifted in time as per the

user-specified dash number. The 3D7010 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

The all-CMOS 3D7010 integrated circuit has been designed as a

reliable, economic alternative to hybrid TTL fixed delay lines. It is

offered in a standard 14-pin auto-insertable DIP and a space saving

surface mount 16-pin SOIC.

PIN DESCRIPTIONS

O10

VDD

GND

Delay Line Input

Tap 1 Output (10%)

Tap 2 Output (20%)

Tap 3 Output (30%)

Tap 4 Output (40%)

Tap 5 Output (50%)

Tap 6 Output (60%)

Tap 7 Output (70%)

Tap 8 Output (80%)

Tap 9 Output (90%)

Tap 10 Output (100%)

+5 Volts

Ground

TABLE 1: PART NUMBER SPECIFICATIONS

PART NUMBER

DIP-14

SOIC-16

3D7010

3D7010S

3D7010G

-80

-90

-100

-150

-200

-250

-300

-400

-500

NOTE:

TOLERANCES

TOTAL

TAP-TO-TAP

DELAY

(ns)

4.0

8.0

1.5

4.5

9.0

1.7

100

5.0

10.0

2.0

150

7.5

15.0

2.0

200

10.0

20.0

2.5

250

12.5

25.0

2.5

300

15.0

30.0

3.0

400

20.0

40.0

4.0

500

25.0

50.0

5.0

Max Operating

Frequency

4.17 MHz

3.70 MHz

3.33 MHz

2.22 MHz

1.67 MHz

1.33 MHz

1.11 MHz

0.83 MHz

0.67 MHz

INPUT RESTRICTIONS

Absolute Max

Min Operating

Oper. Freq.

Pulse Width

31.2 MHz

27.8 MHz

25.0 MHz

16.7 MHz

12.5 MHz

10.0 MHz

8.33 MHz

6.25 MHz

5.00 MHz

120.0 ns

135.0 ns

150.0 ns

225.0 ns

300.0 ns

375.0 ns

450.0 ns

600.0 ns

750.0 ns

Absolute Min

Oper. P.W.

16.0 ns

18.0 ns

20.0 ns

30.0 ns

40.0 ns

50.0 ns

60.0 ns

80.0 ns

100.0 ns

Any dash number between 80 and 500 not shown is also available.

1996

Data Delay Devices

Doc #96004

12/2/96

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Interconnection circuit between external grid power supply and self-generated power supply

Pyroelectric infrared induction automatic light circuit (5)

Overflow alarm circuit diagram

Constant current source circuit diagram using 78XX

NJU7662 application circuit diagram a

Basic application circuit for VF conversion using LM311

Professional processing of 1-20 layers of PCB circuit boards: Our factory is a professional PCB manufacturer, specializing in the processing and production of double-sided multi-layer (1-20 layers) high-end precision circuit boards for high-tech enterprises, as ...; holiday Embedded System

Looking for books that explain basic circuits?: Please recommend some books that explain the basics of class D amplification, current mirror, differential amplification, phase-locked loop, RF oscillator, balun, etc. Don't try the ones that start wi...; bigbat Analog electronics

10-TCP protocol (MSS): [i=s]This post was last edited by Rambo on 2018-6-22 09:51[/i] [p=26, null, left][color=rgb(79, 79, 79)][font=-apple-system, "]Let's quote the TCP header again.[/font][/color][/p]Figure 1 TCP protocol...; 兰博 Embedded System

STM8S103F2Timer2 does not enter interrupt: For the STM8S103F2 board, the serial port has been adjusted and the communication is normal. Then adjust TIMER2and use HSIto initializeTIM2_DeInit();TIM2_TimeBaseInit(TIM2_PRESCALER_256, 624);TIM2_ITC...; dhuazhang stm32/stm8

Can the SPI master and slave be connected directly? Or is there any special peripheral circuit required?: I am currently using SPI to connect to an AD. I would like to ask if the main SPI's MISO, MOSI, SCK, and CS can be directly connected to the slave SPI, that is, the AD's SPI? Do I need to add any capa...; zhqx0502 Embedded System

About the SPI FIFO size of TMS320F28377S: The manual says that SPI can transfer data in 1~16 bits. The manual also says that the SPI FIFO is 16 levels deep. What I want to use now is a 16-bit width and a 16-level FIFO, that is, all its resour...; dontium Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components