EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

TPS75101QPWPRG4

Description
LDO Voltage Regulators Fast-Tran-Resp 1.5-A
CategoryPower/power management    The power supply circuit   
File Size1MB,32 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

TPS75101QPWPRG4 Online Shopping

Suppliers Part Number Price MOQ In stock  
TPS75101QPWPRG4 - - View Buy Now

TPS75101QPWPRG4 Overview

LDO Voltage Regulators Fast-Tran-Resp 1.5-A

TPS75101QPWPRG4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP20,.25
Contacts20
Reach Compliance Codeunknown
ECCN codeEAR99
AdjustabilityADJUSTABLE
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length6.5 mm
Maximum grid regulation rate (%/V)0.1
Humidity sensitivity level2
Number of functions1
Output times1
Number of terminals20
Working temperatureTJ-Max125 °C
Working temperature TJ-Min-40 °C
Maximum output current 11.5 A
Maximum output voltage 15 V
Minimum output voltage 11.5 V
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP20,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height1.2 mm
surface mountYES
technologyCMOS
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width4.4 mm
Base Number Matches1

TPS75101QPWPRG4 Related Products

TPS75101QPWPRG4 TPS75325QPWPRG4 TPS75318QPWPRG4 TPS75315QPWPRG4 TPS75315QPWPG4 TPS75301QPWPG4 TPS75133QPWPRG4 TPS75125QPWPRG4 TPS75118QPWPRG4
Description LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A LDO Voltage Regulators Fast-Tran-Resp 1.5-A
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to conform to
Parts packaging code TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP
package instruction TSSOP, TSSOP20,.25 HTSSOP, TSSOP20,.25 HTSSOP, TSSOP20,.25 HTSSOP, TSSOP20,.25 HTSSOP, TSSOP20,.25 TSSOP, TSSOP20,.25 HTSSOP, TSSOP20,.25 HTSSOP, TSSOP20,.25 HTSSOP, TSSOP20,.25
Contacts 20 20 20 20 20 20 20 20 20
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Adjustability ADJUSTABLE FIXED FIXED FIXED FIXED ADJUSTABLE FIXED FIXED FIXED
JESD-30 code R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
JESD-609 code e4 e4 e4 e4 e4 e4 e4 e4 e4
length 6.5 mm 6.5 mm 6.5 mm 6.5 mm 6.5 mm 6.5 mm 6.5 mm 6.5 mm 6.5 mm
Humidity sensitivity level 2 2 2 2 2 2 2 2 2
Number of functions 1 1 1 1 1 1 1 1 1
Output times 1 1 1 1 1 1 1 1 1
Number of terminals 20 20 20 20 20 20 20 20 20
Working temperatureTJ-Max 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Working temperature TJ-Min -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Maximum output current 1 1.5 A 1.5 A 1.5 A 1.5 A 1.5 A 1.5 A 1.5 A 1.5 A 1.5 A
Maximum output voltage 1 5 V 2.55 V 1.836 V 1.53 V 1.53 V 5 V 3.336 V 2.55 V 1.836 V
Minimum output voltage 1 1.5 V 2.45 V 1.764 V 1.47 V 1.47 V 1.5 V 3.234 V 2.45 V 1.764 V
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP HTSSOP HTSSOP HTSSOP HTSSOP TSSOP HTSSOP HTSSOP HTSSOP
Encapsulate equivalent code TSSOP20,.25 TSSOP20,.25 TSSOP20,.25 TSSOP20,.25 TSSOP20,.25 TSSOP20,.25 TSSOP20,.25 TSSOP20,.25 TSSOP20,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Regulator type ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
surface mount YES YES YES YES YES YES YES YES YES
technology CMOS PMOS PMOS PMOS PMOS CMOS PMOS PMOS PMOS
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 4.4 mm 4.4 mm 4.4 mm 4.4 mm 4.4 mm 4.4 mm 4.4 mm 4.4 mm 4.4 mm
method of packing TAPE AND REEL TAPE AND REEL TAPE AND REEL - - - TAPE AND REEL TAPE AND REEL TAPE AND REEL
Maker - Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Maximum drop-back voltage 1 - 0.3 V 0.3 V 0.3 V 0.3 V - 0.3 V 0.3 V 0.3 V
Nominal dropback voltage 1 - 0.2 V 0.9 V 1 V 1 V 0.32 V 0.16 V 0.16 V 0.9 V
Maximum absolute input voltage - 5.5 V 6 V 5.5 V 5.5 V - 5.5 V 5.5 V 6 V
Maximum input voltage - 5.5 V 5.5 V 5.5 V 5.5 V - 5.5 V 5.5 V 5.5 V
Minimum input voltage - 2.7 V 2.7 V 2.7 V 2.7 V - 3.636 V 2.7 V 2.7 V
Maximum grid adjustment rate - 0.00375% 0.00504% 0.00345% 0.00345% - 0.0023% 0.00375% 0.00504%
Nominal output voltage 1 - 2.5 V 1.8 V 1.5 V 1.5 V - 3.3 V 2.5 V 1.8 V
Maximum voltage tolerance - 2% 2% 2% 2% - 2% 2% 2%
[GD32E231C-START] Serial shell debugging
In the previous section, we have had a preliminary experience with GD32E231C. This section focuses on how to develop. To develop MCU, you need to understand its chip manual and SDK. Usually we find so...
qwerghf GD32 MCU
Some key issues in data collection and conversion
画中画广告开始Luxurious MCU development system 498 yuanFor stable video output:S3C2410 ARM9 development board 780 yuan DSP5402 learning development board II 200 yuanSummer discount: S3C44B0 development board...
fighting Analog electronics
Come on, tell us about your Lantern Festival
What do we eat on the night of the Lantern Festival? Yuanxiao or? Besides eating, the most important thing is the Lantern Festival. Let's take a look.The photo is like this. Isn't it beautiful? You ca...
y909334873 Talking
The meaning of the TI suffix
lm2623 has many suffixes, I don't know what they mean, please ask an expert, thank you....
yangxf1217 Analogue and Mixed Signal
Why is the clock duty cycle output of the IP core design not 1:1?
The clock duty cycle designed using the IP core is 1:1. Why is it that after the program is downloaded to the experimental board, the waveform viewed from SignalTap II is not 1:1, but rather 2:1? Has ...
hms2006 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2545  2619  2721  903  201  52  53  55  19  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号