EEWORLDEEWORLDEEWORLD

Part Number

Search

TMC2330AH6C1

Description
coordinate transformer 16 x 16 bit, 40 mops
File Size249KB,18 Pages
ManufacturerCadeka
Websitehttp://www.cadeka.com/
Download Datasheet Compare View All

TMC2330AH6C1 Online Shopping

Suppliers Part Number Price MOQ In stock  
TMC2330AH6C1 - - View Buy Now

TMC2330AH6C1 Overview

coordinate transformer 16 x 16 bit, 40 mops

www.cadeka.com
TMC2330A
Coordinate Transformer
16 x 16 Bit, 40 MOPS
Features
• Rectangular-to-Polar or Polar-to-Rectangular conversion
at guaranteed 40 MOPS pipelined throughput rate
• Polar data: 16-bit magnitude, 32-bit input/16-bit output
phase
• 16-bit user selectable two’s complement or sign-and-
magnitude rectangular data formats
• Input register clock enables and asynchronous output
enables simplify interfacing
• User-configurable phase accumulator for waveform
synthesis and amplitude, frequency, or phase modulation
• Magnitude output data overflow flag (in Polar-to-
Rectangular mode)
• Low power consumption CMOS process
• Single +5V power supply
• Available in a 120-pin plastic pin grid array package
(PPGA), 120-pin ceramic pin grid array package (CPGA),
120-pin MQFP to PPGA (MPGA) package, and 120-pin
metric quad flatpack package (MQFP)
Description
The TMC2330A VLSI circuit converts bidirectionally
between Cartesian (real and imaginary) and Polar (magnitude
and phase) coordinates at up to 40 MOPS (Million Operations
Per Second).
In its Rectangular-to-Polar mode, the TMC2330A can extract
phase and magnitude information or backward “map” from a
rectangular raster display to a radial (e.g., range-and-azimuth)
data set.
The Polar-to-Rectangular mode executes direct digital waveform
synthesis and modulation. The TMC2330A greatly simplifies
real-time image-space conversion between the radially-generated
image scan data found in radar, sonar, and medical imaging
systems, and raster display formats.
All input and output data ports are registered, and a new trans-
formed data word pair is available at the output every clock
cycle. The user-configurable phase accumulator structure,
input clock enables, and asynchronous three-state output bus
enables simplify interfacing. All signals are TTL compatible.
Fabricated in a submicron CMOS process, the TMC2330A
operates at up to the 40 MHz maximum clock rate over the full
commercial (0 to 70°C) temperature and supply voltage ranges,
and is available in 120-pin plastic pin grid array, 120-pin
ceramic pin grid array, 120-pin metric quad flatpack to PPGA
package, and 120-pin metric quad flatpack packages.
Applications
Scan conversion (phased array to raster)
Vector magnitude estimation
Range and bearing derivation
Spectral analysis
Digital waveform synthesis, including quadrature
functions
• Digital modulation and demodulation
Logic Symbol
ENXR
16
XRIN
15-0
DATA
INPUTS
ENYP
1-0
32
YPIN
31-0
OEPY
2
ACC
1-0
CONFIGURATION
CONTROLS
TCXY
RTP
CLK
OVF
16
PYOUT
15-0
16
RXOUT
15-0
DATA
OUTPUTS
OERX
TMC2330A
REV. 1.1.8 10/31/00

TMC2330AH6C1 Related Products

TMC2330AH6C1 TMC2330AH5C1 TMC2330AH5C TMC2330AG1C1 TMC2330A TMC2330AG1C TMC2330AKEC1 TMC2330AKEC TMC2330AH6C
Description coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops coordinate transformer 16 x 16 bit, 40 mops
while loop switching tasks
I created two tasks, both of which are while loops. Assume that the higher priority task is A and the lower priority task is B. The system starts running in task A. When it runs OSTimeDly(100), the ta...
中华小逗逼 Real-time operating system RTOS
I fell in love with msp430 unknowingly.
When I first started working, I went to the electronics market to buy something. A gentleman asked me if I knew 430. At that time, I had never heard of it, because I only knew 51, so I didn't care. La...
wzjhuohua Microcontroller MCU
A review of the experiments and countermeasures of electrical fast pulse groups
A review of the experiments and countermeasures of electrical fast pulse groups【Source: China PCB Technology Network】【Author:】【Time: 2005-12-29 8:57:11】【Click: 513】1. Test waveform The purpose of the ...
fighting Energy Infrastructure?
ADC Experiment of LM3S328
I asked about the ADC experiment earlier, but I never got an answer. Now I finally made it and I'd like to share it with you. The experimental result is: the light will be on when the sampling voltage...
shmily53 Microcontroller MCU
Help me, everyone.
Why can't I see the NANDFLASH disk in the CE os I configured myself? The strange thing is that the OS I burned into the NAND can only run at the beginning, but it can't run after shutting down and res...
xiaoxiao818 Embedded System
Why do we need dual register synchronization across clock domains?
As the design scale continues to rise, various interface peripherals are dazzling, and clocks are inevitably "flying all over the sky" (note that "flying all over the sky" here does not mean abuse, bu...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 319  1122  1325  1990  1630  7  23  27  41  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号