HANBit
HSD8M64D8A
Synchronous DRAM Module 64Mbyte (8Mx64bit),DIMM, 4Banks, 4K
Ref., 3.3V
Part No. HSD8M64D8A
GENERAL DESCRIPTION
The HSD8M64D8A is a 8M x 64 bit Synchronous Dynamic RAM high density memory module. The module consists of
eight CMOS 2M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil packages on a 168-pin glass-epoxy substrate.
Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The HSD8M64D8A
is a DIMM(Dual in line Memory Module) and is intended for mounting into 168-pin edge connector sockets. Synchronous
design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range
of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high
performance memory system applications All module components may be powered from a single 3.3V DC power supply
and all inputs and outputs are LVTTL-compatible.
FEATURES
•
Part Identification
HSD8M64D8A-F/10H : 100MHz (CL=2&3)
HSD8M64D8A-F/10L : 100MHz (CL=3)
HSD8M64D8A-F/10 : 100MHz (CL=2)
HSD8M64D8A-F/13 : 133MHz (CL=3)
F means Auto & Self refresh with Low-Power (3.3V)
•
Burst mode operation
•
Auto & self refresh capability (4096 Cycles/64ms)
•
LVTTL compatible inputs and outputs
•
Single 3.3V
±0.3V
power supply
•
MRS cycle with address key programs
- Latency (Access from column address)
- Burst length (1, 2, 4, 8 & Full page)
- Data scramble (Sequential & Interleave)
•
All inputs are sampled at the positive going edge of the system clock
•
The used device is 2M x 8bit x 4Banks SDRAM
URL : www.hbe.co.kr
REV.1.0(August.2002)
- 1
-
HANBit Electronics Co.,Ltd.
HANBit
PIN ASSIGNMENT
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Symbol
Vss
DQ0
DQ1
DQ2
DQ3
VDD
DQ4
DQ5
DQ6
DQ7
DQ8
Vss
DQ9
DQ10
DQ11
DQ12
DQ13
VDD
DQ14
DQ15
NC
NC
Vss
NC
NC
VDD
/WE
DQM0
PIN
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
Symbol
DQM1
/CS0
NC
Vss
A0
A2
A4
A6
A8
A10
BA1
VDD
VDD
CLK0
Vss
NC
/CS2
DQM2
DQM3
NC
VDD
NC
NC
NC
NC
Vss
DQ1C6
DQ17
PIN
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
Symbol
DQ18
DQ19
VDD
DQ20
NC
VREF
CKE1
Vss
DQ21
DQ22
DQ23
Vss
DQ24
DQ25
DQ26
DQ27
VDD
DQ28
DQ29
DQ30
DQ31
Vss
CLK2
NC
WP
SDA
SCL
VDD
PIN
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
Symbol
Vss
DQ32
DQ33
DQ34
DQ35
VDD
DQ36
DQ37
DQ38
DQ39
DQ40
Vss
DQ41
DQ42
DQ43
DQ44
DQ45
VDD
DQ46
DQ47
NC
NC
Vss
NC
NC
VDD
/CAS
DQM4
PIN
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
HSD8M64D8A
Symbol
DQM5
/CS1
/RAS
Vss
A1
A3
A5
A7
A9
BA0
A11
VDD
CLK1
A12
Vss
CKE0
CS3
DQM6
DQM7
A13
VDD
NC
NC
NC
NC
Vss
DQ48
DQ49
PIN
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
Symbol
DQ50
DQ51
VDD
DQ52
NC
VREF
NC
Vss
DQ53
DQ54
DQ55
Vss
DQ56
DQ57
DQ58
DQ59
VDD
DQ60
DQ61
DQ62
DQ63
Vss
CLK3
NC
SA0
SA1
SA2
VDD
URL : www.hbe.co.kr
REV.1.0(August.2002)
- 2
-
HANBit Electronics Co.,Ltd.
HANBit
FUNCTIONAL BLOCK DIAGRAM
DQ0-63
HSD8M64D8A
CKE0
/CA
CKE
CAS
RAS
CE
CKE
CAS
RAS
WE
U1
A0-A12
CLK
DQ0-7
DQM0
BA0-1
CLK
DQ16-23
DQM2
BA0-1
CLK
DQ32-39
DQM4
BA0-1
CLKA
DQM0
/RAS
/CS0
CLKB
DQM2
U6
WE
A0-A12
/CS
CE
CKE
CAS
RAS
CE
U2
WE
A0-A12
DQM4
CKE
CAS
RAS
CE
WE
U7
A0-A12
CLK
DQ48-55
DQM6
BA0-1
DQM6
CKE
CAS
RAS
CE
CKE
CAS
RAS
CE
CKE
CAS
RAS
CE
WE
WE
WE
U3
A0-A12
CLK
DQ8-15
DQM1
BA0-1
CLK
DQ24-31
DQM3
BA0-1
CLK
DQ40-47
DQM5
BA0-1
DQM1
U8
A0-A12
DQM3
U4
A0-A12
DQM5
CKE
CAS
RAS
CE
WE
U9
A0-A12
CLK
DQ56-63
DQM7
BA0-1
DQM7
/WE
A0 - A12
BA0-1
Vcc
Vss
URL : www.hbe.co.kr
REV.1.0(August.2002)
Two 0.1uF Capacitors
per each SDRAM
- 3
-
HANBit Electronics Co.,Ltd.
HANBit
PIN FUNCTION DESCRIPTION
PIN
CLK
/CE
NAME
System clock
Chip enable
INPUT FUNCTION
HSD8M64D8A
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+tSS prior to valid command.
A0 ~ A11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
/RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
/CAS
Column
strobe
address
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
/WE
Write enable
DQM0 ~ 7
Data
mask
input/output
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
Data inputs/outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
DQ0 ~ 63
VDD/VSS
Data input/output
Power
supply/ground
ABSOLUTE MAXIMUM RATINGS
PARAMETER
Voltage on Any Pin Relative to Vss
Voltage on Vcc Supply Relative to Vss
Power Dissipation
Storage Temperature
SYMBOL
V
IN ,OUT
Vcc
P
D
T
STG
RATING
-1V to 4.6V
-1V to 4.6V
8W
-55oC to 150oC
Short Circuit Output Current
I
OS
400mA
Notes:
Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
URL : www.hbe.co.kr
REV.1.0(August.2002)
- 4
-
HANBit Electronics Co.,Ltd.
HANBit
DC OPERATING CONDITIONS
(Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70° C) )
PARAMETER
Supply Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Input leakage current
SYMBOL
Vcc
V
IH
V
IL
V
OH
V
OL
I
LI
MIN
3.0
2.0
-0.3
2.4
-
-10
TYP.
3.3
3.0
0
-
-
-
MAX
3.6
Vcc+0.3
0.8
-
0.4
10
HSD8M64D8A
UNIT
V
V
V
V
V
uA
NOTE
1
2
I
OH
= -2mA
I
OL
= 2mA
3
Notes :
1. V
IH
(max) = 5.6V AC. The overshoot voltage duration is
≤
3ns.
2. V
IL
(min) = -2.0V AC. The undershoot voltage duration is
≤
3ns.
3. Any input 0V
≤
V
IN
≤
V
DDQ
.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
CAPACITANCE
(VCC = 3.3V, TA = 23° C, f = 1MHz, VREF =1.4V
±
200 mV)
DESCRIPTION
Clock
/RAS, /CAS,/WE,/CS, CKE, DQM
Address
DQ (DQ0 ~ DQ7)
SYMBOL
C
CLK
C
IN
C
ADD
C
OUT
MIN
2.5
2.5
2.5
4.0
MAX
4.0
5.0
5.0
6.5
UNITS
pF
pF
pF
pF
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, TA = 0 to 70° C)
PARAMETER
SYMBOL
TEST
CONDITION
Burst length = 1
Operating current
(One bank active)
I
CC1
t
RC
≥
t
RC
(min)
I
O
= 0mA
CKE
≤
V
IL
(max)
Precharge standby current in
power-down mode
I
CC2
P
t
CC
=10ns
CKE & CLK
≤
V
IL
(max)
I
CC2
PS
t
CC
=∞
CKE
≥
V
IH
(min)
CS*
≥
V
IH
(min),
I
CC2
N
Precharge standby current in
non power-down mode
I
CC2
NS
t
CC
=10ns
15
mA
1
mA
1
mA
75
75
70
70
mA
1
VERSION
UNIT
-13
-12
-10
-10L
NOTE
Input signals are changed
one time during 20ns
CKE
≥
V
IH
(min)
CLK
≤
V
IL
(max),
t
CC
=∞
6
Input signals are stable
URL : www.hbe.co.kr
REV.1.0(August.2002)
- 5
-
HANBit Electronics Co.,Ltd.
京公网安备 11010802033920号
EEWORLD
