VSC8113QB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> VSC8113QB

VSC8113QB: Descriptionatm/sonet/sdh 622 Mb/s transceiver mux/Demux with integrated clock generation and clock recovery; CategoryWireless rf/communication Telecom circuit; File Size485KB，28 Pages; ManufacturerVitesse Semiconductor Corporation; Websitehttp://www.vitesse.com/

Download Datasheet Parametric Compare View All

VSC8113QB Overview

atm/sonet/sdh 622 Mb/s transceiver mux/Demux with integrated clock generation and clock recovery

VSC8113QB Parametric

Parameter Name	Attribute value
Maker	Vitesse Semiconductor Corporation
Parts packaging code	QFP
package instruction	HQFP, QFP100,.7X.9
Contacts	100
Reach Compliance Code	unknown
app	ATM;SDH;SONET
JESD-30 code	R-PQFP-G100
length	20 mm
Number of functions	1
Number of terminals	100
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	HQFP
Encapsulate equivalent code	QFP100,.7X.9
Package shape	RECTANGULAR
Package form	FLATPACK, HEAT SINK/SLUG
power supply	3.3,3.3/5 V
Certification status	Not Qualified
Maximum seat height	3.4 mm
Maximum slew rate	0.45 mA
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	ATM/SONET/SDH TRANSCEIVER
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	14 mm

Preview

Download Datasheet

View All

VITESSE

SEMICONDUCTOR CORPORATION

Data Sheet

VSC8113

Features

ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux

with Integrated Clock Generation and Clock Recovery

•

Operates at Either STS-3/STM-1 (155.52Mb/s)

or STS-12/STM-4 (622.08Mb/s) Data Rates

• Compatible with Industry ATM UNI Devices

• On Chip Clock Generation of the

155.52MHz

622.08MHz High Speed Clock (Mux)

• On Chip Clock Recovery of the

155.52MHz or

622.08MHz High Speed Clock (Demux)

• 8 Bit Parallel TTL Interface

• SONET/SDH Frame Recovery

• Lock Detect for both CRU and CMU

• Loss of Signal (LOS) Input & LOS Detection

• +3.3V/5V programmable PECL Serial Interface

• Provides Equipment, Facilities and Split Loop-

back Modes as well as Loop Timing Mode

• Provide TTL & PECL reference clock inputs

• Meets Bellcore, ITU and ANSI Specifications for

Jitter Performance

• Low Power - 1.0 Watts Typical

• 100 PQFP Package

General Description

The VSC8113 is an ATM/SONET/SDH compatible transceiver integrating an on-chip Clock Multiplication

Unit (PLL) for the high speed clock as well as a clock and data recovery unit (CRU) with 8 bit serial-to-parallel

and parallel-to-serial data conversion. The PLL clock is used for serialization in the transmit direction (Mux).

The recovered clock is used for deserialization in the receive direction (Demux). The demultiplexer contains

SONET/SDH frame detection and recovery. The device provides both facility and equipment loopback modes

and two loop timing modes. The part is packaged in a 100PQFP with integrated heat spreader for optimum ther-

mal performance and reduced cost. The VSC8113 provides an integrated solution for ATM physical layers and

SONET/SDH systems applications.

Functional Description

The VSC8113 is designed to provide a SONET/SDH compliant interface between the high speed optical

networks and the lower speed User Network Interface devices such as the PM5355 S/UNI-622. The VSC8113

converts 8 bit parallel data at 77.76Mb/s or 19Mb/s to a serial bit stream at 622.08Mb/s or 155.52Mb/s respec-

tively. The device also provides a Facility Loopback function which loops the received high speed data and

clock (optionally recovered on-chip) directly to the high speed transmit outputs. A Clock Multiplier Unit

(CMU) is integrated into the transmit circuit to generate the high speed clock for the serial output data stream

from input reference frequencies of 19.44, 38.88, 51.84 or 77.76 MHz. The CMU can be bypassed with the

received/recovered clock in loop timing mode thus synchronizing the entire part to a single clock. The block

diagram on page 2 shows the major functional blocks associated with the VSC8113.

The receive section provides the serial-to-parallel conversion, converting the 155.52Mb/s or 622Mb/s bit

stream to an 8 bit parallel output at 19.44Mb/s or 77.76MHz respectively. A Clock Recovery Unit (CRU) is inte-

grated into the receive circuit to recover the high speed clock from the received serial data stream. The receive

section provides an Equipment Loopback function which will loop the low speed transmit data and clock back

through the receive section to the 8 bit parallel data bus and clock outputs.The VSC8113 also provides the

option of selecting between either its internal CRU’s recovered clock and data signals or optics containing a

G52154-0, Rev 4.2

3/19/99

VITESSE

SEMICONDUCTOR CORPORATION

741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896

Page 1

VITESSE

SEMICONDUCTOR CORPORATION

Data Sheet

VSC8113

ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux

with Integrated Clock Generation and Clock Recovery

Transmit Section

Byte-wide data is presented to TXIN[7:0] and is clocked into the part on the rising edge of TXLSCKIN.

See Figure 1. The data is then serialized (MSB leading) and presented at the TXDATAOUT+/- pins.

TXDATAOUT is clocked out on the falling edge of TXCLKOUT+. The serial output stream is synchronized to

the CMU generated clock which is a phase locked and frequency scaled version of the input reference clock.

External control inputs B0-B2 and STS-12 select the multiply ratio of the CMU for either STS-3 (155MbS) or

STS-12 (622Mb/s) transmission (see Table 12). A divide-by-8 version of the CMU clock (TXLSCKOUT)

should be used to synchronize the transmit interface of the UNI device to the transmit input registers on the

VSC8113 (see Application Notes, p. 20).

Figure 1: Data and Clock Transmit Block Diagram

VSC8113

PM5355

TXDATAOUT+

TXDATAOUT-

TXCLKOUT+

TXCLKOUT-

Q D

TXIN[7:0]

Q D

TXLSCKIN

REFCLK

CMU

Divide-by-8

TXLSCKOUT

Receive Section

High speed Non-Return to Zero (NRZ) serial data at 155Mb/s or 622Mb/s are received by the RXDATAIN

inputs. The CRU recovers the high speed clock from the serial data input. The serial data is converted to byte-

wide parallel data and presented on RXOUT[7:0] pins. A divide-by-8 version of the high-speed clock

(RXLSCKOUT) should be used to synchronize the byte-serial RXOUT[7:0] data with the receive portion of the

UNI device. The on-chip CRU is by-passed by setting the DSBLCRU input high. In this mode, the serial input

data and corresponding clock are received by the RXDATAIN and RXCLKIN inputs respectively. RXDATAIN

is clocked in on the rising edge of RXCLKIN+. See Figure 2.

The receive section also includes frame detection and recovery circuitry which detects the SONET/SDH

frame, aligns the received serial data on byte boundaries, and initiates a frame pulse on FP coincident with the

byte aligned data. The frame recovery is initiated when OOF is held high which must occur at least 4 byte clock

cycles before the A1A2 boundary. The OOF input control is a level-sensitive signal, and the VSC8113 will con-

tinually perform frame detection and recovery as long as this pin is held high even if 1 or more frames has been

detected. Frame detection and recovery occurs when a series of three A1 bytes followed by three A2 bytes has

been detected. The parallel output data on RXOUT[7:0] will be byte aligned starting on the third A2 byte. When

a frame is detected, a single byte clock period long pulse is generated on FP which is synchronized with the

byte-aligned third A2 byte on RXOUT[7:0]. The frame detector sends a FP pulse only if OOF is high.

G52154-0, Rev 4.2

3/19/99

VITESSE

SEMICONDUCTOR CORPORATION

741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896

Page 3

VITESSE

SEMICONDUCTOR CORPORATION

ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux

with Integrated Clock Generation and Clock Recovery

Data Sheet

VSC8113

Loss of Signal

The VSC8113 features Loss of Signal (LOS) detection. Loss of Signal is declared if the incoming serial

data stream has no transition continuously for more than 128 bits. During an LOS condition, the VSC8113

forces the receive data low which is an indication for any downstream equipment that an optical interface failure

has occurred. The receive section continues to be clocked by the CRU as it is now locked to the “CRUREF-

CLK” unless “DSBLCRU” is active in which case it will be clocked by the CMU. This LOS condition will be

removed when the part detects more than 16 transitions in a 128 bit time window. This LOS detection feature

can be disabled by applying a high level to LOSDETEN_ input. The VSC8113 also has a TTL input LOSTTL

and a PECL input LOSPECL to force the part into a Loss of Signal state. Most optics have a PECL output usu-

ally called “SD” or “FLAG” indicating a lack of or presence of optical power. Depending on the optics manu-

factured this signal is either active high or active low. The LOSTTL and LOSPECL inputs are XNOR’d to

generate an internal LOS control signal. See Figure 2. The optics “SD” output should be connected to

LOSPECL. The LOSTTL input should be tied low if the optics “SD” output is active high. If it’s active low tie

LOSTTL high. The inverse is true if the optics use “FLAG” for loss of signal.

Figure 2: Data and Clock Receive Block Diagram

VSC8113

LOSPECL

LOSTTL

LOSDETEN_

DSBLCRU

RXDATAIN+/-

CRU

CRULOCKDET

RXCLKIN+/-

Divide-by-8

CMU

RXLSCKOUT

D Q

RXOUT[7:0]

PM5355

D Q

Facility Loopback

The Facility Loopback function is controlled by the FACLOOP signal. When the FACLOOP signal is set

high, the Facility Loopback mode is activated and the high speed serial receive data (RXDATAIN) is presented

at the high speed transmit output (TXDATAOUT). See Figure 3. In addition, the high speed received/recovered

clock is selected and presented at the high speed transmit clock output (TXCLKOUT). In Facility Loopback

mode the high speed receive data (RXDATAIN) is also converted to parallel data and presented at the low speed

receive data output pins (RXOUT[7:0]). The receive clock (RXCLKIN) is also divided down and presented at

the low speed clock output (RXLSCKOUT).

Page 4

VITESSE

SEMICONDUCTOR CORPORATION

741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896

G52154-0, Rev 4.2

3/19/99

VSC8113QB Related Products

	VSC8113QB	VSC8113QB1	VSC8113QB2
Description	atm/sonet/sdh 622 Mb/s transceiver mux/Demux with integrated clock generation and clock recovery	atm/sonet/sdh 622 Mb/s transceiver mux/Demux with integrated clock generation and clock recovery	atm/sonet/sdh 622 Mb/s transceiver mux/Demux with integrated clock generation and clock recovery
Maker	Vitesse Semiconductor Corporation	Vitesse Semiconductor Corporation	Vitesse Semiconductor Corporation
Parts packaging code	QFP	QFP	QFP
package instruction	HQFP, QFP100,.7X.9	HQFP, QFP100,.7X.9	HQFP, QFP100,.7X.9
Contacts	100	100	100
Reach Compliance Code	unknown	unknown	unknown
app	ATM;SDH;SONET	ATM;SDH;SONET	ATM;SDH;SONET
JESD-30 code	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100
length	20 mm	20 mm	20 mm
Number of functions	1	1	1
Number of terminals	100	100	100
Maximum operating temperature	70 °C	85 °C	85 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HQFP	HQFP	HQFP
Encapsulate equivalent code	QFP100,.7X.9	QFP100,.7X.9	QFP100,.7X.9
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK, HEAT SINK/SLUG	FLATPACK, HEAT SINK/SLUG	FLATPACK, HEAT SINK/SLUG
power supply	3.3,3.3/5 V	3.3,3.3/5 V	3.3,3.3/5 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.4 mm	3.4 mm	3.4 mm
Maximum slew rate	0.45 mA	0.45 mA	0.45 mA
Nominal supply voltage	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Telecom integrated circuit types	ATM/SONET/SDH TRANSCEIVER	ATM/SONET/SDH TRANSCEIVER	ATM/SONET/SDH TRANSCEIVER
Temperature level	COMMERCIAL	OTHER	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm
Terminal location	QUAD	QUAD	QUAD
width	14 mm	14 mm	14 mm
Objectid	-	1496328151	1496328155
compound_id	-	6924110	6924111

Recommended Resources

Paper thickness measurement circuit

Ring fluorescent lamp wiring b

Laser transmitter linearity control circuit

RSCW-102 rechargeable shaver circuit

Computer motherboard circuit diagram 440BX_29

Computer motherboard circuit diagram 820 2_22

A doctor's truth: Why I never have a physical examination: 1. Physical examination cannot change my health condition. These two days, the company organized a physical examination for employees. In previous years, this was the thing I looked forward to most in...; xuyiyi Talking

MSP430 Group Purchase Experience: I am very happy to see the news released by your website today. I hope I can get this board smoothly. I am a college student and hope someone can give me some advice....; affe33 Microcontroller MCU

Merry Christmas Eve: [size=4]Today is Christmas Eve, I wish you and your family health and happiness! Eat apples~~ [/size]...; okhxyyo Talking

MicroPython upgraded to v1.11: MicroPython has just been upgraded to v1.11...; dcexpert MicroPython Open Source section

RF coaxial connector: As an RF engineer and tester, in my daily work, in addition to test instruments, calibration parts, and connecting cables, I am most exposed to adapters. During the maintenance process, we found that ...; Jacktang RF/Wirelessly

How to determine the trend of discrete points in 430 and connect these points with curves: [backcolor=rgb(239, 245, 249)]A screen displays some points one by one. How can I connect these points with a curve according to their trend? [/backcolor] [backcolor=rgb(239, 245, 249)]How can I conne...; 本站帐号 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components