SII1151CLU datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> SII1151CLU

SII1151CLU: Descriptionpanellink receiver; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size356KB，44 Pages; ManufacturerSilicon image; Websitehttp://www.siliconimage.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

SII1151CLU Overview

panellink receiver

SII1151CLU Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon image
package instruction	QFP, QFP100,.63SQ,20
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	S-PQFP-G100
Number of terminals	100
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	QFP100,.63SQ,20
Package shape	SQUARE
Package form	FLATPACK
power supply	3.3 V
Certification status	Not Qualified
Maximum slew rate	330 mA
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD

Preview

Download Datasheet

View All

Technology

SiI 1151

PanelLink Receiver

Data Sheet

Document #

SiI-DS-0023-C

SiI

1151 PanelLink Receiver

Data Sheet

TABLE OF CONTENTS

SiI

1151 Pin Diagram ....................................................................................................................1

Functional Description .................................................................................................................2

Electrical Specifications...............................................................................................................3

Absolute Maximum Conditions ................................................................................................................... 3

Normal Operating Conditions ..................................................................................................................... 3

Digital I/O Specifications ............................................................................................................................. 3

General DC Specifications .......................................................................................................................... 4

General AC Specifications .......................................................................................................................... 5

Compatibility Mode Selection Specifications.............................................................................6

SiI

151B (Compatible) Mode DC Specifications ......................................................................................... 6

SiI

151B (Compatible) Mode AC Specifications.......................................................................................... 8

SiI

1151 (Programmable) Mode DC Specifications .................................................................................... 9

SiI

1151 (Programmable) Mode AC Specifications................................................................................... 11

Timing Diagrams.........................................................................................................................15

Pin Descriptions..........................................................................................................................19

Output Pins ............................................................................................................................................... 19

Differential Signal Data Pins ..................................................................................................................... 19

Configuration Pins..................................................................................................................................... 20

Power Management Pins.......................................................................................................................... 20

Power and Ground Pins............................................................................................................................ 21

Feature Information ....................................................................................................................22

HSYNC De-jitter Function ......................................................................................................................... 22

Clock Detect Function............................................................................................................................... 22

OCK_INV Function ................................................................................................................................... 22

C Slave Interface .................................................................................................................................... 23

TFT Panel Data Mapping .......................................................................................................................... 24

Design Recommendations.........................................................................................................31

Differences Between

SiI

151B and

SiI

1151............................................................................................. 31

Using

SiI

1151 in Multiple-Input Applications............................................................................................ 32

Using

SiI

1151 to Replace TI TFP401 ...................................................................................................... 32

Adjusting Equalizer and Bandwidth .......................................................................................................... 33

Voltage Ripple Regulation......................................................................................................................... 34

Decoupling Capacitors.............................................................................................................................. 35

Series Damping Resistors on Outputs...................................................................................................... 36

Receiver Layout ........................................................................................................................................ 37

PCB Ground Planes.................................................................................................................................. 38

Staggered Outputs and Two Pixels per Clock .......................................................................................... 38

Adjusting Output Timings for Loading....................................................................................................... 38

Packaging ....................................................................................................................................39

Dimensions and Marking .......................................................................................................................... 39

Ordering Information ..................................................................................................................39

iii

SiI-DS-0023-C

SiI

1151 PanelLink Receiver

Data Sheet

LIST OF TABLES

Table 1. DC Parametric Specifications ........................................................................................................... 4

Table 2. General AC Specifications ................................................................................................................ 5

Table 3.

SiI

151B Mode DC Specifications ..................................................................................................... 7

Table 4.

SiI

151B Mode AC Specifications ..................................................................................................... 8

Table 5.

SiI

1151 Mode DC Specifications.................................................................................................... 10

Table 6.

SiI

1151 Mode AC Specifications .................................................................................................... 11

Table 7. Sample Calculation of Data Output Setup and Hold Times – OCK_INV=0.................................... 13

Table 8. Sample Calculation of Data Output Setup and Hold Times – OCK_INV=1.................................... 14

Table 9. One Pixel per Clock Mode Data Mapping....................................................................................... 24

Table 10. Two Pixel per Clock Mode Data Mapping..................................................................................... 24

Table 11. One Pixel per Clock Input/Output TFT Mode – VESA P&D and FPDI-2

Compliant.................. 25

Table 12. Two Pixels per Clock Input/Output TFT Mode .............................................................................. 26

Table 13. 24-bit One Pixel per Clock Input with 24-bit Two Pixels per Clock Output TFT Mode ................. 27

Table 14. 18-bit One Pixel per Clock Input with 18-bit Two Pixels per Clock Output TFT Mode ................. 28

Table 15. Two Pixels per Clock Input with One Pixel per Clock Output TFT Mode ..................................... 29

Table 16. Output Clock Configuration by Typical TFT Panel Application ..................................................... 30

Table 17. New Pin Functions for

SiI

1151 in Programmable Mode.............................................................. 31

Table 18. Internal I

C Registers.................................................................................................................... 33

Table 19: I

C Register Field Definitions ........................................................................................................ 34

Table 20. Recommended Components for 1-2MHz Noise Suppression...................................................... 36

Table 21. Recommended Components for 100-200kHz Noise Suppression on PVCC .............................. 36

LIST OF FIGURES

Figure 1. Functional Block Diagram ............................................................................................................... 2

Figure 2.

SiI

151B Mode Control of Output Pin Drive Strength ...................................................................... 6

Figure 3. Output Loading in

SiI

151B Mode ................................................................................................... 9

Figure 4.

SiI

1151 Mode Control of Output Pin Drive Strength....................................................................... 9

Figure 5. Receiver Output Setup and Hold Times – OCK_INV=0................................................................ 12

Figure 6. Receiver Output Setup and Hold Times – OCK_INV=1................................................................ 13

Figure 7. Digital Output Transition Times ..................................................................................................... 15

Figure 8. Receiver Clock Cycle/High/Low Times ......................................................................................... 15

Figure 9. Channel-to-Channel Skew Timing ................................................................................................ 15

Figure 10. Receiver Clock-to-Output Delay and Duty Cycle Limits ............................................................. 16

Figure 11. Output Signals Disabled Timing from Clock Inactive .................................................................. 16

Figure 12. Wake-Up on Clock Detect .......................................................................................................... 16

Figure 13. Output Signals Disabled Timing from PD# Active ....................................................................... 17

Figure 14. SCDT Timing from DE Inactive or Active .................................................................................... 17

Figure 15. Two Pixels per Clock Staggered Output Timing Diagram ........................................................... 17

Figure 16. I

C Data Valid Delay (driving Read Cycle data) .......................................................................... 18

Figure 17. I

C Reset Timing at Power-Up or Prior to first I

C Acess............................................................ 18

Figure 18. Block Diagram for OCK_INV....................................................................................................... 22

Figure 19. I

C Byte Read.............................................................................................................................. 23

Figure 20. I

C Byte Write .............................................................................................................................. 23

Figure 21. RESET Generation Delay ........................................................................................................... 31

Figure 22. Recommended RESET Circuit.................................................................................................... 32

Figure 23. Voltage Regulation using TL431 ................................................................................................. 34

Figure 24. Voltage Regulation using LM317 ................................................................................................ 35

Figure 25. Decoupling and Bypass Capacitor Placement............................................................................ 35

Figure 26. Decoupling and Bypass Schematic............................................................................................. 36

Figure 27. Receiver Output Series Damping Resistors ............................................................................... 36

Figure 28. General Signal Routing Recommendations................................................................................ 37

Figure 29. Signal Trace Routing Example.................................................................................................... 37

Figure 30. Package Diagram........................................................................................................................ 39

SiI-DS-0023-C

SII1151CLU Related Products

	SII1151CLU	SII1151
Description	panellink receiver	panellink receiver

Recommended Resources

24V power supply pure flat panel display high voltage power supply circuit diagram

Voice controlled toy car circuit

FM wireless intercom circuit

Long distance transmission voltage frequency conversion circuit

Black light wiring method

Automatically turn on delay lighting

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components