EEWORLDEEWORLDEEWORLD

Part Number

Search

EDE2516AASE-4C-E

Description
256m bits ddr2 sdram
File Size668KB,66 Pages
ManufacturerElpida Memory
Websitehttp://www.elpida.com/en
Download Datasheet Compare View All

EDE2516AASE-4C-E Overview

256m bits ddr2 sdram

PRELIMINARY DATA SHEET
256M bits DDR2 SDRAM
EDE2504AASE (64M words
×
4 bits)
EDE2508AASE (32M words
×
8 bits)
EDE2516AASE (16M words
×
16 bits)
Description
The EDE2504AA is a 256M bits DDR2 SDRAM
organized as 16,777,216 words
×
4 bits
×
4 banks.
The EDE2508AA is a 256M bits DDR2 SDRAM
organized as 8,388,608 words
×
8 bits
×
4 banks.
They are packaged in 64-ball FBGA package.
The EDE2516AA is a 256M bits DDR2 SDRAM
organized as 4,194,304 words
×
16 bits
×
4 banks.
It is packaged in 84-ball FBGA package.
Features
1.8V power supply
Double-data-rate architecture: two data transfers per
clock cycle
Bi-directional, differential data strobe (DQS and
/DQS) is transmitted/received with data, to be used in
capturing data at the receiver
DQS is edge aligned with data for READs: center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge: data
and data mask referenced to both edges of DQS
Four internal banks for concurrent operation
Data mask (DM) for write data
Burst lengths: 4, 8
/CAS Latency (CL): 3, 4, 5
Auto precharge operation for each burst access
Auto refresh and self refresh modes
7.8µs average periodic refresh interval
1.8V (SSTL_18 compatible) I/O
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
Programmable RDQS, /RDQS output for making
×
8
organization compatible to
×
4 organization
/DQS, (/RDQS) can be disabled for single-ended
Data Strobe operation.
FBGA package is lead free solder (Sn-Ag-Cu)
Document No. E0427E11 (Ver. 1.1)
Date Published February 2006 (K) Japan
URL: http://www.elpida.com
Elpida
Memory, Inc. 2003-2006

EDE2516AASE-4C-E Related Products

EDE2516AASE-4C-E EDE2516AASE EDE2516AASE-5C-E EDE2516AASE-6E-E EDE2516AASE-4A-E
Description 256m bits ddr2 sdram 256m bits ddr2 sdram 256m bits ddr2 sdram 256m bits ddr2 sdram 256m bits ddr2 sdram
Buy a new power board
I accidentally burned it, so I had to buy this power module from Taobao. The DC/DC chip is MP584, with a maximum current of 3A....
dql2016 MEMS sensors
A dead end
module fraadd(a,b); output[4:0] a,b ; wire[9:0] a , b ; It can be omitted because it is the default definition assign w=1.2 ; round up to 1 assign v=1.6 ; 2 ? assign a = 0 + 5*w ; // 5 assign b = 0 + ...
logue37 FPGA/CPLD
iesample ActiveX event issues under WinCE 6.0
Below is my test code, test.htm Use Windows Midea Player control to test MouseDown event XP: Normal display, click the control, pop-up content CE6: Normal display, click the control, no response Can s...
lpasmg Embedded System
First Battlefield
FPGA's first entry into the battlefield...
zxopenljx FPGA/CPLD
EEWORLD University - Bluetooth Low Energy (BLE) Development on Android 4.3 Platform
Bluetooth Low Energy (BLE) Development on Android 4.3 : https://training.eeworld.com.cn/course/415...
chenyy RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2843  1231  1366  1837  2327  58  25  28  37  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号