EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5923B525NLGI8

Description
Clock Generators u0026 Support Products 5P49V5923B525 VERSACLOCK 5
Categorysemiconductor    Analog mixed-signal IC   
File Size340KB,27 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5923B525NLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5923B525NLGI8 - - View Buy Now

5P49V5923B525NLGI8 Overview

Clock Generators u0026 Support Products 5P49V5923B525 VERSACLOCK 5

5P49V5923B525NLGI8 Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
TypeProgrammable Clock Generators
Maximum Input Frequency200 MHz
Max Output Freq200 MHz
Number of Outputs3 Output
Duty Cycle - Max70 %
Operating Supply Voltage1.8 V, 2.5 V, 3.3 V
Operating Supply Current30 mA
Maximum Operating Temperature+ 85 C
Minimum Operating Temperature- 40 C
Mounting StyleSMD/SMT
Package / CaseVFQFPN-24
PackagingReel
Jitter74 ps
Output TypeLVCMOS
ProductClock Generators
Factory Pack Quantity2500
Supply Voltage - Max3.465 V
Supply Voltage - Min1.71 V
Programmable Clock Generator
5P49V5923
DATASHEET
Description
The 5P49V5923 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDT’s fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to two independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs
Two fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
Three LVCMOS outputs, including one reference output
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 200MHz
– Crystal frequency range: 8MHz to 40MHz
Output frequency ranges:
– LVCMOS Clock Outputs – 1MHz to 200MHz
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
Pin Assignment
OUT0_SEL_I2CB
V
DDO
0
V
DDO
1
OUT1
V
DDD
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
1
2
3
4
5
6
24 23 22 21 20 19
18
17
NC
V
DDO
2
OUT2
NC
V
DDA
NC
NC
EPAD
GND
16
15
14
7
8
9
13
10 11 12
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
24-pin VFQFPN
5P49V5923 MARCH 3, 2017
1
©2017 Integrated Device Technology, Inc.
NC
Has anyone encountered this problem? -e flag does not specify a legal symbol name
I am debugging an omap5910 DSP bootloader routine and this error occurs:-e flag does not specify a legal symbol name.Please help me solve it....
gogobox Analogue and Mixed Signal
CAN communication based on STM32
This CAN communication experiment is relatively simple. Board A communicates with board B. Press the buttons of board A respectively. After board B receives the data through CAN communication, the cor...
jiaxinhui2011 stm32/stm8
Integrated RF power amplifier and filter front end for wireless handsets
Joe Madden Avago Technologies CMOS designers have been integrating various functions into large integrated circuits for many years. In communication terminals, there are two RF components that have no...
JasonYoo RF/Wirelessly
How to implement double buffering in sdram
In video image processing, people usually use double buffering, that is, ping-pong mode. One buffer is used to receive and process data, and the other buffer is used as the display scan buffer. When t...
wonderglass FPGA/CPLD
Calculation of the volt-second capacity and primary coil turns of a single-excitation switching power supply transformer Principle and design of switching power supply (serial 52)
[b]2-1-1-3. Calculation of the volt-second capacity and primary coil turns of a single-excitation switching power supply transformer[/b] In Figure 2-1, when a DC pulse voltage is input to both ends of...
noyisi112 Power technology
Classic information sharing - basic control functions of oscilloscope
This book is a collection of oscilloscope lab experiments that introduces you to the basic control functions of a digital oscilloscope for making common electronic measurements. It is an excellent gui...
小杜鹃 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 393  2016  2184  1685  924  8  41  44  34  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号