8N4Q001KG-0012CDI8 datasheet, PDF

Datasheet> All Categories > Passive components> 8N4Q001KG-0012CDI8

8N4Q001KG-0012CDI8: CategoryPassive components; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N4Q001KG-0012CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001KG-0012CDI8	-	-	View	Buy Now

8N4Q001KG-0012CDI8 Parametric

Parameter Name	Attribute value
Product Category	Programmable Oscillators
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	No
Product	XO
Package / Case	7 mm x 5 mm x 1.55 mm
Length	7 mm
Width	5 mm
Packaging	Reel
Factory Pack Quantity	1000
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Switch circuit diagram triggered by finger

Light receiving circuit diagram

LCD bar graph display instrument circuit

Field effect liquid crystal power converter circuit

A socket circuit for checking whether color TV sets are fault-free

Synchronous adjustment of sawtooth wave circuit

Please help me find the API hook on WinCE: typedef void (*MYGETSYSTEMTIME)(LPSYSTEMTIME lpsystime);MYGETSYSTEMTIME oldGetSystemTime; BYTE oldaddr[5]; BYTE newaddr[5]; void WINAPI MyGetSystemTime(LPSYSTEMTIME lpsystime); void HookGetSystemTime(...; cnic Embedded System

Who says the capital is only full of smog?: Who says that the capital is only smoggy? It may be due to proper governance that there are significantly fewer smoggy days this year. Let's feel today's weather! It feels like a blockbuster movie, wi...; eric_wang Talking

Linux driver development based on device tree (data collection): This is a Linux driver I wrote based on 6-channel independent sampling. It is developed based on hybrid devices. The following is the device tree of the device: pw_collect: collect@0x100000000 { compa...; yupc123 FPGA/CPLD

Three questions before the New Year: three serial ports support, LCD, KITL: [size=14px]One: [color=#0000FF]YL2440BSP three serial ports support problem [/color]. YL has made three serial ports support. I have also searched a lot of information on this online. Serial port 2 ca...; lianxiangke Embedded System

Model problem of virtuoso schematic: Here is a picture of an NMOS tube selected from a circuit schematic. Press q to open the properties. Does the model name refer to the model name in the schematic? Not the layout model name of this MOS...; M紫罗兰M Integrated technical exchanges

I want to learn EMI/EMC design, but don’t know where to start?: I want to learn EMI/EMC design, but I don’t know where to start. [url=http://www.cntronics.com/bbs/viewthread.php?tid=1075&pid=2537&page=1&extra=#pid2537][color=#0000ff]http://www.cntronics.com/bbs/vi...; xiaogangzhang Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components