EEWORLDEEWORLDEEWORLD

Part Number

Search

380HA009M2510F

Description
Circular MIL Spec Backshells
CategoryThe connector   
File Size119KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet Parametric View All

380HA009M2510F Online Shopping

Suppliers Part Number Price MOQ In stock  
380HA009M2510F - - View Buy Now

380HA009M2510F Overview

Circular MIL Spec Backshells

380HA009M2510F Parametric

Parameter NameAttribute value
Product CategoryCircular MIL Spec Backshells
ManufacturerGlenair
Factory Pack Quantity1
380-009
EMI/RFI Non-Environmental Backshell
with Strain Relief
Type D - Rotatable Coupling - Low Profile
38
CONNECTOR
DESIGNATORS
380 F S 009 M 16 05 F 6
Product Series
Connector
Designator
Angle and Profile
A = 90
B = 45
S = Straight
Basic Part No.
A Thread
(Table I)
Length: S only
(1/2 inch increments:
e.g. 6 = 3 inches)
Strain Relief Style (F, G)
Cable Entry (Table IV, V)
Shell Size (Table I)
Finish (Table II)
Length – .060 (1.52)
Minimum Order
Length 1.5 Inch
(See Note 4)
A-F-H-L-S
ROTATABLE
COUPLING
TYPE D INDIVIDUAL
OR OVERALL
SHIELD TERMINATION
Length – .060 (1.52)
Minimum Order Length 2.0 Inch
(See Note 4)
C Typ.
(Table I)
STYLE 2
(STRAIGHT
See Note 1)
.88 (22.4)
Max
E
(Table III)
F (Table III)
G
(Table III)
H (Table III)
STYLE 2
(45° & 90°
See Note 1)
STYLE F
Light Duty
(Table IV)
.416 (10.5)
Max
Cable
Range
STYLE G
Light Duty
(Table V)
.072 (1.8)
Max
Cable
Entry
Now Available
with the NESTOR
J
K
Glenair’s Non-Detent,
Spring-Loaded, Self-
Locking Coupling.
Add “-445” to Specify
This AS85049 Style “N”
Coupling Interface.
© 2005 Glenair, Inc.
CAGE Code 06324
Printed in U.S.A.
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
www.glenair.com
E-Mail: sales@glenair.com
Series 38 - Page 50
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335...
eddy326 Embedded System
Summary of works participating in the "Willful DIY" activity
[font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][...
eric_wang DIY/Open Source Hardware
[Sipeed LicheeRV 86 Panel Review] 14. lvgl displays images and local time
[i=s]This post was last edited by sonicfirr on 2022-4-25 21:03[/i]This article records the process of using the lvgl framework to display pictures, and also obtains the local time of the system and di...
sonicfirr Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2842  760  2284  2024  2256  58  16  46  41  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号