EEWORLDEEWORLDEEWORLD

Part Number

Search

ATL25/160

Description
ASIC
File Size217KB,14 Pages
ManufacturerAtmel (Microchip)
Download Datasheet View All

ATL25/160 Overview

ASIC

Features
Available in Gate Array or Embedded Array
High-speed, 100 ps Gate Delay, 2-input NAND, FO = 2 (nominal)
Up to 6.9 Million Used Gates and 976 Pins
0.25µ Geometry in up to Five-level Metal
System-level Integration Technology
– Cores: ARM7TDMI
, ARM920T
, ARM946E-S
and MIPS64
5Kf
RISC
Microprocessors; AVR
®
RISC Microcontroller; OakDSPCore
, Teak
and
PalmDSPCore
Digital Signal Processors; 10/100 Ethernet MAC, USB, 1394, 1284,
CAN and Other Assorted Processor Peripherals
– Analog Functions: DACs, ADCs, OPAMPs, Comparators, PLLs and PORs
– Soft Macro Memory: Gate Array
SRAM — ROM — DPSRAM — FIFO
– Hard Macro Memory: Embedded Array
SRAM — ROM — DPSRAM — FIFO — Stacked E
2
— Stacked Flash
– I/O Interfaces: CMOS, LVTTL, LVDS, PCI, USB; Output Currents up to 16 mA
@2.5V; 2.5V Native I/O, 3.3V Tolerant/Compliant I/O, 5.0V Tolerant I/O
ASIC
ATL25 Series
Description
The ATL25 Series ASIC family is fabricated on a 0.25µ CMOS process with up to five
levels of metal. This family features arrays with up to 6.9 million routable gates and
976 pins. The high density and high pin count capabilities of the ATL25 family, coupled
with the ability to add embedded microprocessor cores, DSP engines and memory on
the same silicon, make the ATL25 series of ASICs an ideal choice for system-level
integration.
Figure 1.
ATL25 Gate Array ASIC
Standard
Gate Array
Architecture
Figure 2.
ATL25 Embedded Array ASIC
Standard
Gate Array
Architecture
Analog
1414C–ASIC-08/02
1
Battery Pack SOC
Battery pack SOCFor battery packs, the current fuel gauge implementation methods mainly include TI's impedance tracking, current integration coulomb counter, Kalman filtering, and estimated open circu...
QWE4562009 Discrete Device
Improving variable speed trigger switches for power tools with capacitive sensing
Imagine a construction site where an impact drill does not respond every time the trigger is pressed, or a drill press/screwdriver is running at full speed, even though the user barely touches the tri...
maylove Analogue and Mixed Signal
reset problem
In Xilinx FPGA, SRL can be implemented by LUT. If no reset signal is added in the code, the result of synthesis is only LUT and register. If reset is added, the result of synthesis still has some FF. ...
eeleader FPGA/CPLD
Water temperature control system
[i=s]This post was last edited by paulhyde on 2014-9-15 09:41[/i]Temperature sensor with accuracy below 0.5 [[i]This post was last edited by Run~1 on 2010-8-14 21:28[/i]]...
Run~1 Electronics Design Contest
【LPC54102】——Use IAR to run Wanli's LPC54102 development board
[size=10.5000pt]//*************************************[/size] [ size=10.5000pt]To install for IAR...[/size] [size=10.5000pt] [/size] [size=10.5000pt]1) Locate your IAR install directory.[/size] [size...
mars4zhu NXP MCU
Help change the 89c52 16x32 LED dot matrix assembly into C language
[localimg=1081,556]1[/localimg] The following is the code; Pin definition ;************************************************ *********************** ROW0 EQU P2.0 ROW1 EQU P2.1 COL0 EQU P2.2 COL1 EQU P...
741342386 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2620  1468  343  2811  290  53  30  7  57  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号