EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4QV01FG-0004CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size329KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4QV01FG-0004CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4QV01FG-0004CDI - - View Buy Now

8N4QV01FG-0004CDI Overview

Programmable Oscillators

8N4QV01FG-0004CDI Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
ProductVCXO
Quad-Frequency Programmable
VCXO
General Description
The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL, P, M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements.
IDT8N4QV01 REV G
DATASHEET
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order codes),
re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVDS differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps
(typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N4QV01 REV G DATA SHEET
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4QV01GCD REVISION A MARCH 11, 2014
1
©2014 Integrated Device Technology, Inc.
[FPGA Learning Series - Example 3 - Stopwatch 2]
Last night, I added reset, start, and pause. I also added a buzzer. The sound is too small, and you can only hear a little sound when it is close to the frequency of 625hz. The IO that controls the bu...
ltbytyn FPGA/CPLD
Automotive grade Schottky diode in TO-277 package
LED headlights require 3A 100V or higher power automotive-grade Schottky diodes. At the same time, due to the high temperature working environment, the heat dissipation effect of conventional packaged...
exsemi Automotive Electronics
The voltage range decays proportionally. Please give me some advice.
A few days ago, I played with the AD7606 module. AD7606 has two measurable ranges, one is ±5V and the other is ±10V. Because the voltage I want to measure exceeds 10V, it exceeds both ranges, so I won...
bqgup Creative Market
SWD cannot download the program!!!
Dear experts: I can download programs to the target board through JTAG or SWD using ST-LINK and J-LINK, but when I change to another board, only VDD GND JTMS JCLK is brought out. No matter I use JLINK...
fugushatu stm32/stm8
? LPC2148 timer capture function
I am confused about the capture function of the LPC2148 timer. Can anyone explain it to me? After I set a pin to the capture function, if I connect this pin to an external clock, can I capture the ris...
ngkj1981 Embedded System
MBD environment construction of TMS320F28335
MBD (Model Based Design) - Model-based designThe most tedious environment setup... Configuration of MBD environmentUse Matlab2016A and CCS6.0 for environment configuration Software to be installed:lIn...
火辣西米秀 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 626  2800  2296  1583  189  13  57  47  32  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号