AT24C16D-MAHM-T datasheet, PDF

Datasheet> All Categories > storage> storage> AT24C16D-MAHM-T

AT24C16D-MAHM-T: DescriptionMultilayer Ceramic Capacitors MLCC - SMD/SMT 0402 4.7uF 6.3volts X5R 10%; Categorystorage storage; File Size1MB，27 Pages; ManufacturerAtmel (Microchip); Environmental Compliance

Download Datasheet Parametric Compare View All

AT24C16D-MAHM-T Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	AT24C16D-MAHM-T	-	-	View	Buy Now

AT24C16D-MAHM-T Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT 0402 4.7uF 6.3volts X5R 10%

AT24C16D-MAHM-T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Atmel (Microchip)
package instruction	HVSON, SOLCC8,.11,20
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum clock frequency (fCLK)	0.4 MHz
Data retention time - minimum	100
Durability	1000000 Write/Erase Cycles
I2C control byte	1010MMMR
JESD-30 code	R-PDSO-N8
JESD-609 code	e4
length	3 mm
memory density	16384 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	2048 words
character code	2000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	2KX8
Package body material	PLASTIC/EPOXY
encapsulated code	HVSON
Encapsulate equivalent code	SOLCC8,.11,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.8/3.3 V
Certification status	Not Qualified
Maximum seat height	0.6 mm
Serial bus type	I2C
Maximum standby current	4e-7 A
Maximum slew rate	0.001 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	2 mm
Maximum write cycle time (tWC)	5 ms
write protect	HARDWARE

Preview

Download Datasheet

View All

AT24C16D

C-Compatible (2-Wire) Serial EEPROM

16-Kbit (2,048 x 8)

DATASHEET

Features



Low Voltage Operation

= 1.7V to 3.6V

Internally Organized as 2,048 x 8 (16K)

C-Compatible (2-Wire) Serial Interface

100kHz Standard Mode, 1.7V to 3.6V

400kHz Fast Mode, 1.7V to 3.6V

1MHz Fast Mode Plus (FM+), 2.5V to 3.6V



Schmitt Triggers, Filtered Inputs for Noise Suppression

Bidirectional Data Transfer Protocol

Write Protect Pin for Full Array Hardware Data Protection (Except WLCSP)

Ultra Low Active Current (1mA max) and Standby Current (0.8μA max)

16-byte Page Write Mode

Partial Page Writes Allowed

Random and Sequential Read Modes

Self-timed Write Cycle Within 5ms Maximum

High Reliability

Endurance: 1,000,000 Write Cycles

Data Retention: 100 Years

8-lead SOIC, 8-lead TSSOP, 8-pad UDFN, 8-lead PDIP,

(1)

5-lead SOT23,

8-ball VFBGA, and 4-ball WLCSP



Green Package Options (Lead-free/Halide-free/RoHS Compliant)



Die Sale Options: Wafer Form and Tape and Reel Available

Description

The Atmel

AT24C16D provides 16,384 bits of Serial Electrically Erasable and

Programmable Read-Only Memory (EEPROM) organized as 2,048 words of 8 bits

each. This device is optimized for use in many industrial and commercial

applications where low power and low voltage operation are essential. The device

is available in space-saving 8-lead SOIC, 8-lead TSSOP, 8-pad UDFN,

8-lead PDIP

(1)

, 5-lead SOT23, 8-ball VFBGA, and 4-ball WLCSP packages. The

entire family of packages operates from 1.7V to 3.6V.

Note:

Contact Atmel Sales for the availability of this package.

Atmel-8906E-SEEPROM-AT24C16D-Datasheet_122016

Device Operation and Communication

The AT24C16D operates as a slave device and utilizes a simple I

C-compatible 2-Wire digital serial interface to

communicate with a host controller, commonly referred to as the bus Master. The Master initiates and controls

all Read and Write operations to the slave devices on the serial bus, and both the Master and the slave devices

can transmit and receive data on the bus.

The serial interface is comprised of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin

is used to receive the clock signal from the Master, while the bidirectional SDA pin is used to receive command

and data information from the Master as well as to send data back to the Master. Data is always latched into the

AT24C16D on the rising edge of SCL and always output from the device on the falling edge of SCL. Both the

SCL and SDA pin incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of

input spikes and bus noise.

All command and data information is transferred with the Most-Significant Bit (MSB) first. During bus

communication, one data bit is transmitted every clock cycle, and after eight bits (one byte) of data have been

transferred, the receiving device must respond with either an Acknowledge (ACK) or a No-acknowledge (NACK)

response bit during a ninth clock cycle (ACK/NACK clock cycle) generated by the Master. Therefore, nine clock

cycles are required for every one byte of data transferred. There are no unused clock cycles during any Read or

Write operation, so there must not be any interruptions or breaks in the data stream during each data byte

transfer and ACK or NACK clock cycle.

During data transfers, data on the SDA pin must only change while SCL is low, and the data must remain stable

while SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will

occur. Start and Stop conditions are used to initiate and end all serial bus communication between the Master

and the slave devices. The number of data bytes transferred between a Start and a Stop condition is not limited

and is determined by the Master. In order for the serial bus to be idle, both the SCL and SDA pins must be in the

logic-high state at the same time.

3.1

Clock and Data Transition Requirements

The SDA pin is an open drain terminal and therefore must be pulled high with an external pull-up resistor. Data

on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will

indicate a Start or Stop condition as defined below.

3.2

3.2.1

Start and Stop Conditions

Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is at a stable

Logic 1 state and will bring the device out of standby mode. The Master uses a Start condition to initiate any

data transfer sequence; therefore, every command must begin with a Start condition. The device will

continuously monitor the SDA and SCL pins for a Start condition but will not respond unless one is detected.

Please refer to

Figure 3-1

for more details.

3.2.2

Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the

Logic 1 state. The Master can use the Stop condition to end a data transfer sequence with the AT24C16D which

will subsequently return to standby mode. The Master can also utilize a repeated Start condition instead of a

Stop condition to end the current data transfer if the Master will perform another operation. Please refer to

Figure 3-1

for more details.

AT24C16D [DATASHEET]

Atmel-8906E-SEEPROM-AT24C16D-Datasheet_122016

3.3

Acknowledge and No-Acknowledge

After every byte of data is received, the receiving device must confirm to the Master that it has successfully

received the data byte by responding with what is known as an Acknowledge (ACK). An ACK is accomplished

by the transmitting device first releasing the SDA line at the falling edge of the eighth clock cycle followed by the

receiving device responding with a Logic 0 during the entire high period of the ninth clock cycle.

When the AT24C16D is transmitting data to the Master, the Master can indicate that it is done receiving data

and wants to end the operation by sending a Logic 1 response to the AT24C16D instead of an ACK response

during the ninth clock cycle. This is known as a No-Acknowledge (NACK) and is accomplished by the Master

sending a Logic 1 during the ninth clock cycle, at which point the AT24C16D will release the SDA line so the

Master can then generate a Stop condition.

The transmitting device, which can be the bus Master or the Serial EEPROM, must release the SDA line at the

falling edge of the eighth clock cycle to allow the receiving device to drive the SDA line to a Logic 0 to ACK the

previous 8-bit word. The receiving device must release the SDA line at the end of the ninth clock cycle to allow

the transmitter to continue sending new data. A timing diagram has been provided in

Figure 3-1

to better

illustrate these requirements.

Figure 3-1.

Start Condition, Data Transitions, Stop Condition, and Acknowledge

SDA

Must Be

Stable

SDA

Must Be

Stable

Acknowledge Window

SCL

Stop

Condition

SDA

Start

Condition

SDA

Change

Allowed

SDA

Change

Allowed

Acknowledge

Valid

The transmitting device (Master or Slave)

must release the SDA line at this point to allow

the receiving device (Master or Slave) to drive the

SDA line low to ACK the previous 8-bit word.

The receiver (Master or Slave)

must release the SDA line at

this point to allow the transmitter

to continue sending new data.

3.4

Standby Mode

The AT24C16D features a low power standby mode which is enabled when any one of the following occurs:



A valid power-up sequence is performed (see

Section 8.5).

A Stop condition is received by the device unless it initiates an internal write cycle (see

Section 5.).

At the completion of an internal write cycle (see

Section 5.).

An unsuccessful match of the device type identifier or hardware address in the Device Address byte

occurs (see

Section 4.1).

The bus Master does not ACK the receipt of data read out from the device; instead it sends a NACK

response. (see

Section 6.).

AT24C16D [DATASHEET]

Atmel-8906E-SEEPROM-AT24C16D-Datasheet_122016

AT24C16D-MAHM-T Related Products

	AT24C16D-MAHM-T	AT24C16D-CUM-T	AT24C16D-STUM-T
Description	Multilayer Ceramic Capacitors MLCC - SMD/SMT 0402 4.7uF 6.3volts X5R 10%	EEPROM 1.7-3.6V, 1MHz, Ind Tmp, 8-VFBGA	EEPROM 1.7-3.6V, 16K, I2C 1MHz Ind Tmp 8-SOT23
Is it Rohs certified?	conform to	conform to	conform to
Maker	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)
package instruction	HVSON, SOLCC8,.11,20	1.50 X 2 MM, 0.50 MM PITCH, GREEN, VFBGA-8	VSSOP, TSOP5/6,.11,37
Reach Compliance Code	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99
Maximum clock frequency (fCLK)	0.4 MHz	0.4 MHz	0.4 MHz
Data retention time - minimum	100	100	100
Durability	1000000 Write/Erase Cycles	1000000 Write/Erase Cycles	1000000 Write/Erase Cycles
I2C control byte	1010MMMR	1010MMMR	1010MMMR
JESD-30 code	R-PDSO-N8	R-PBGA-B8	R-PDSO-G5
JESD-609 code	e4	e1	e3
length	3 mm	2 mm	2.9 mm
memory density	16384 bit	16384 bit	16384 bit
Memory IC Type	EEPROM	EEPROM	EEPROM
memory width	8	8	8
Number of functions	1	1	1
Number of terminals	8	8	5
word count	2048 words	2048 words	2048 words
character code	2000	2000	2000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
organize	2KX8	2KX8	2KX8
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HVSON	VFBGA	VSSOP
Encapsulate equivalent code	SOLCC8,.11,20	BGA8,2X4,40/20	TSOP5/6,.11,37
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
Parallel/Serial	SERIAL	SERIAL	SERIAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	1.8/3.3 V	1.8/3.3 V	1.8/3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	0.6 mm	0.85 mm	1 mm
Serial bus type	I2C	I2C	I2C
Maximum standby current	4e-7 A	4e-7 A	4e-7 A
Maximum slew rate	0.001 mA	0.001 mA	0.001 mA
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD	TIN SILVER COPPER	MATTE TIN
Terminal form	NO LEAD	BALL	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.95 mm
Terminal location	DUAL	BOTTOM	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	2 mm	1.5 mm	1.6 mm
Maximum write cycle time (tWC)	5 ms	5 ms	5 ms
write protect	HARDWARE	HARDWARE	HARDWARE

Recommended Resources

Pulse signal generation and display circuit b

Delay integrator circuit

MR16 LED light circuit composed of CAT4201

μPC1277H audio IC circuit diagram

Digital power response controller circuit

Video driver circuit

Question about 12864 instruction: Set Higher Column Start Address for Page Addressing Mode What does this function in the 12864 instruction set mean? :time:...; 木木木JS MCU

What does the title CF Controller mean in Chapter 9 of Samsung S3C6410X_UM_Rev1.10?: As the title says,...; goo128 Embedded System

I have encountered this problem twice, do you know what is going on?: I have encountered the problem in the picture twice. Once, I used a transistor to build an amplifier circuit. When amplifying a square wave, the output signal became the shape in the picture. This tim...; mikegody Analog electronics

430F5438 information: The information provided with 430x54xx is hopefully helpful for those who are just starting to learn about 5 series microcontrollers like me....; yygyfjkihag Microcontroller MCU

2008 Olympics puts IT infrastructure in healthcare industry to the test: For many sports fans, the Olympics is a grand gathering; for organizers and local governments, the Olympics is an unprecedented test. In a short period of time, with so many athletes, officials and vi...; dtcxn Medical Electronics

How to connect two inout interfaces in CPLD? Please don't pass by, come in and tell us your solution, and we will reward you.: The problem is this: a CPLD is connected to two I2C interfaces, namely scl, sda and scl1, sda1, how to connect these two I2C. (scl, sda is the host I2C, scl1, sda1 is the slave I2C) Related informatio...; Crazy_HUA FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components