EEWORLDEEWORLDEEWORLD

Part Number

Search

83PN148DKILF

Description
Clock Synthesizer / Jitter Cleaner Program FemtoClock LVPECL Oscillator
Categorysemiconductor    Analog mixed-signal IC   
File Size379KB,19 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

83PN148DKILF Online Shopping

Suppliers Part Number Price MOQ In stock  
83PN148DKILF - - View Buy Now

83PN148DKILF Overview

Clock Synthesizer / Jitter Cleaner Program FemtoClock LVPECL Oscillator

83PN148DKILF Parametric

Parameter NameAttribute value
Product CategoryClock Synthesizer / Jitter Cleaner
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
Package / CaseVFQFPN-10
PackagingTray
Height0.9 mm
Length7 mm
Factory Pack Quantity364
Width5 mm
Programmable FemtoClock
®
NG LVPECL
Oscillator Replacement
ICS83PN148I
DATA SHEET
General Description
The ICS83PN148I is a programmable LVPECL synthesizer that is
“forward” footprint compatible with standard 5mm x 7mm oscillators.
The device uses IDT’s fourth generation FemtoClock
®
NG
technology for an optimum of high clock frequency and low phase
noise performance. Forward footprint compatibility means that a
board designed to accommodate the crystal oscillator interface and
the optional control pins is also fully compatible with a canned
oscillator footprint - the canned oscillator will drop onto the
10-VFQFN footprint for second sourcing purposes. This capability
provides designers with programability and lead time advantages of
silicon/crystal based solutions while maintaining compatibility with
industry standard 5mm x 7mm oscillator footprints for ease of supply
chain management. Oscillator-level performance is maintained with
IDT’s 4
th
Generation FemtoClock
®
NG PLL technology, which
delivers sub 0.5ps rms phase jitter.
The ICS83PN148I defaults to 148.5MHz using a 27MHz crystal with
2 programming pins floating (pulled down/pulled up with internal
pullup or pulldown resistors) but can also be set to 4 different
frequency multiplier settings to support a wide variety of
applications. The below table shows some of the more common
application settings.
Features
Fourth Generation FemtoClock
®
Next Generation (NG)
technology
Footprint compatible with 5mm x 7mm differential oscillators
One differential LVPECL output pair
Crystal oscillator interface can also be overdriven by a
single-ended reference clock
Output frequency range: 54MHz –148.5MHz
Crystal/input frequency: 27MHz, parallel resonant crystal
VCO range: 2GHz – 2.5GHz
Cycle-to-cycle jitter: 10ps (maximum), 3.3V±5%
RMS phase jitter @ 148.5MHz, 12kHz – 20MHz:
0.332ps (typical)
Full 3.3V or 2.5V operating supply
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
Common Applications and Settings
FSEL[1:0]
00
01
10
11 (default)
XTAL (MHz)
27
27
27
27
Output Frequency
(MHz)
67.5
74.25
54
148.5
Application(s)
HD-SDI Video
HD Video
N x 27MHz
HD-SDI Video
Pin Assignment
FSEL 0
9
FSE L1
OE
1
RESERVED
V
EE
2
3
10
8
7
6
V
CC
nQ
Q
Block Diagram
Pullup
4
5
XTAL_OUT
OE
XTAL_IN
OSC
XTAL_OUT
PFD
&
LPF
FemtoClock® NG
VCO
2 - 2.5GHz
÷N
Q
nQ
ICS83PN148I
10-Lead VFQFN
5mm x 7mm x 1mm package body
K Package
Top View
÷M
Pullup
Pullup
FSEL0
FSEL1
Control
Logic
ICS83PN148DKI REVISION A OCTOBER 11, 2012
1
©2012 Integrated Device Technology, Inc.
XTAL_IN

83PN148DKILF Related Products

83PN148DKILF 83PN148DKILFT
Description Clock Synthesizer / Jitter Cleaner Program FemtoClock LVPECL Oscillator Clock Synthesizer / Jitter Cleaner Program FemtoClock LVPECL Oscillator
Product Category Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner
Manufacturer IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
RoHS Details Details
Package / Case VFQFPN-10 VFQFPN-10
Packaging Tray Reel
Height 0.9 mm 0.9 mm
Length 7 mm 7 mm
Factory Pack Quantity 364 2500
Width 5 mm 5 mm
SPI frequency
What is the frequency range supported by SPI?...
l0700830216 Microcontroller MCU
TI's product pins have copper leakage
Please help, we bought a batch of 17+ year products. After testing, QC said that the pins were seriously leaking copper and could not be used, so we asked for a return. The supplier said that this was...
萌新采购 TI Technology Forum
FPGA module parameterized design method
Please throw bricks!...
eeleader FPGA/CPLD
PCB Design Basics Tutorial
PCB Design Basics Tutorial...
hanyujyj MCU
Design and simulation of active filter based on NIMultisim10
Design and simulation of active filter based on NIMultisim10...
linda_xia Analogue and Mixed Signal
How to sort by new posts on mobile phone
I used to use the standard version on my phone, and I could sort by new posts. Now I don't have the standard version, I use the touch screen version, how can I sort by new posts? After all, I've been ...
shihuntaotie Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2199  2547  2539  660  1723  45  52  14  35  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号