EEWORLDEEWORLDEEWORLD

Part Number

Search

1N5922P-TR12

Description
Zener Diodes Zener Voltage Regulator Diode
Categorysemiconductor    Discrete semiconductor   
File Size359KB,6 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

1N5922P-TR12 Online Shopping

Suppliers Part Number Price MOQ In stock  
1N5922P-TR12 - - View Buy Now

1N5922P-TR12 Overview

Zener Diodes Zener Voltage Regulator Diode

1N5922P-TR12 Parametric

Parameter NameAttribute value
Product CategoryZener Diodes
ManufacturerMicrosemi
RoHSNo
Mounting StyleThrough Hole
Package / CaseDO-41-2
PackagingReel
Factory Pack Quantity4000
Unit Weight0.010935 oz
1N5913BG – 1N5956BG
Screening in
reference to
MIL-PRF-19500
available
Available
Axial-Leaded 1.5 Watt Glass Zener Diodes
DESCRIPTION
The 1N5913BG-5956BG series of 1.5 watt Zeners provides voltage regulation in a selection
from 3.3 to 200 volts with a variety of tolerances available. They are also available in various
military equivalent screening levels for high reliability. These glass encapsulated Zeners with
a G suffix provide hermetic-sealed qualities and higher rated temperature beyond that
optionally provided in equivalent plastic-body constructions (P suffix) for the same JEDEC part
numbers. Both package options are available from Microsemi.
Important:
For the latest information, visit our website
http://www.microsemi.com.
FEATURES
JEDEC registered 1N5913B TO 1N5956B number series.
Zener voltage available 3.3 V to 200 V.
Voltage tolerances of 10%, 5%, 2% and 1% are available.
Screening in reference to MIL-PRF-19500 is available.
(See
part nomenclature
for all available options.)
RoHS compliant versions available (commercial grade only).
Optional plastic body axial-leaded Zeners available as
1N5913BP – 1N5956BP.
(See separate data sheet)
DO-41
(DO-204AL)
Package
Also available in:
DO-213AB package
(MELF surface mount)
1N5913BUR-1 –
1N5956BUR-1
APPLICATIONS / BENEFITS
Regulates voltage over a broad range of operating current and temperature.
Flexible axial-lead mounting terminals.
Metallurgically enhanced internal contact design for greater reliability and lower thermal resistance
in glass hermetically sealed package
Non-sensitive to ESD per MIL-STD-750 method 1020.
Hermetically sealed glass body construction.
Inherently radiation hard as described in Microsemi
MicroNote 050.
SMB package
(tabbed surface mount)
SMBG(J)5913B –
SMBG(J)5956B
SMAJ package
(tabbed surface mount)
SMAJ5913B –
SMAJ5956B
Powermite package
(tabbed surface mount)
1PMT5913B –
1PMT5956B
MAXIMUM RATINGS
@ T
A
= 25 C unless otherwise specified
Parameters/Test Conditions
Junction and Storage Temperature
Thermal Resistance Junction-to-Lead
@ 3/8 inch (10 mm) lead length from body
(1)
Thermal Resistance Junction-to-Ambient
(2)
Steady State Power Dissipation
@ T
L
≤ 85 ºC
(1)
@ T
A
= 25 ºC
Rated Average Power Dissipation (also see
figure 1)
Forward Voltage
@ 200 mA
Solder Temperature @ 10 s
Symbol
T
J
& T
STG
R
ӨJL
R
ӨJA
P
D
P
M(AV)
V
F
T
SP
Value
-65 to +175
60
120
1.5
1.25
1.5
1.2
260
Unit
o
C
o
C/W
o
o
C/W
W
W
V
o
C
MSC – Lawrence
6 Lake Street, Lawrence,
MA 01841
Tel: 1-800-446-1158 or
(978) 620-2600
Fax: (978) 689-0803
MSC – Ireland
Gort Road Business Park,
Ennis, Co. Clare, Ireland
Tel: +353 (0) 65 6840044
Fax: +353 (0) 65 6822298
Website:
www.microsemi.com
Notes:
1. When mounted on FR4 PC board (1 oz Cu) with 4 mm
2
copper pads and track width 1 mm, length 25 mm..
2. At 3/8 inch (10 mm) lead length from body.
T4-LDS-0300, Rev. 1 (6/6/13)
©2013 Microsemi Corporation
Page 1 of 5
EDA Tools Manual
...
wzt FPGA/CPLD
LM3S8962 Serial Port
I'm trying to debug the serial port but it doesn't work. Can someone tell me what's going on? #include "systemInit.h" #include uart.h // UART initialization void uartInit(void) {SysCtlPeriEnable(SYSCT...
beyondvv Microcontroller MCU
Developers use experiments and data analysis
Developers use experiments and data analysis Open the project in μVision v5: "BLEMLC", compile and generate: "BLEMLC.bin". Use "STM32CubeProgrammer", unplug the battery first, press and hold the "ROOT...
lvqy ST MEMS Sensor Creative Design Competition
Accelerate FPGA design timing closure using graph-based physical synthesis
Traditional synthesis techniques are increasingly unable to meet the needs of today's very large and complex FPGA designs implemented in 90nm and below process nodes. The problem is that traditional F...
songrisi FPGA/CPLD
Reliability Analysis Using Six Sigma Software JMP
Time: 2010-07-05 10:15:35 Source: EEPW Author: Reliability is a problem that exists in every link of product design, manufacturing and use. Simply put, reliability is the degree to which a product is ...
安_然 Test/Measurement
Those who are familiar with fat32 please come in--waiting online
I am currently developing a USB flash drive using K9F2G08X0 flash memory. The flash memory is 256M in size, with a total of 2048 blocks, each with 64 pages. This means each block is 128K. However, the...
hconfeng Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2559  1295  2575  65  1850  52  27  2  38  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号