EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXMB6R1F40I2LN

CategoryProgrammable logic devices    Programmable logic   
File Size812KB,23 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric View All

5SGXMB6R1F40I2LN Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXMB6R1F40I2LN - - View Buy Now

5SGXMB6R1F40I2LN Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAltera (Intel)
package instructionFBGA-1517
Reach Compliance Codecompliant
JESD-30 codeS-PBGA-B1517
length40 mm
Configurable number of logic blocks22540
Number of entries432
Number of logical units597000
Output times432
Number of terminals1517
Maximum operating temperature100 °C
Minimum operating temperature-40 °C
organize22540 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1517,39X39,40
Package shapeSQUARE
Package formGRID ARRAY
power supply0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum supply voltage0.88 V
Minimum supply voltage0.82 V
Nominal supply voltage0.85 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width40 mm
Base Number Matches1
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Use FPGA to collect OV7670 images, VGA display has code
Board: DE0 FPGA: Altera EP316F486...
5525 FPGA/CPLD
《Video 3》How to use Renesas Flash Programmer (RFP) to download hex file to R7F0C80212
[i=s] This post was last edited by kejoy on 2014-8-6 08:35 [/i]First you need to download the above file and unzip it as followsSelect and right-click to copyFind your Renesas Flash Programmer install...
kejoy Renesas Electronics MCUs
[ST Motor Kit Review] Self-designed tasks - state switching
[size=4]Thanks to ST and EEworld for giving me this opportunity to participate in the evaluation of the motor kit. This article is mainly a self-made task based on ST motor training task 3, testing th...
whoislj stm32/stm8
Strange phenomenon encountered when making a non-isolated power supply
Circuit diagram: as followsThis circuit has been adjusted with resistance parameters, etc.: The output load is 14 in parallel and 7 in series, with a total current of 420MA. The frequency is about 50K...
czf0408 LED Zone
About WinCE customization.
I bought an embedded development board, but WinCE is not pre-installed. Without the BSP package support from the board manufacturer, can I use PB to customize WinCE and put it on the board?...
qianrj Embedded System
Data Collection Basics Lecture
[font=宋体][size=20pt][size=3]--信号与系统初步 [/size][/size][/font] [size=111%][size=3][/size][/size][font=宋体][size=20pt][size=3]--信号采集的基本定理 [/size][/size][/font] [size=111%][size=3][/size][/size][font=宋体][si...
西点 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2788  2285  217  331  344  57  47  5  7  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号