EEWORLDEEWORLDEEWORLD

Part Number

Search

8545AG-01LFT

Description
Clock Drivers u0026 Distribution Low Skew,1-to-4 LVCMOS/LVTTL-to-LVDS
Categorysemiconductor    Analog mixed-signal IC   
File Size207KB,13 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8545AG-01LFT Online Shopping

Suppliers Part Number Price MOQ In stock  
8545AG-01LFT - - View Buy Now

8545AG-01LFT Overview

Clock Drivers u0026 Distribution Low Skew,1-to-4 LVCMOS/LVTTL-to-LVDS

8545AG-01LFT Parametric

Parameter NameAttribute value
Product CategoryClock Drivers & Distribution
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
Package / CaseTSSOP-20
PackagingReel
Height1 mm
Length6.5 mm
Factory Pack Quantity2500
Width4.4 mm
Low Skew, 1-to-4
LVCMOS/LVTTL-to-LVDS Fanout Buffer
8545-01
DATA SHEET
Description
The 8545-01 is a low skew, high performance 1-to-4
LVCMOS/LVTTL-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage
Differential Signaling (LVDS) the 8545-01 provides a low power, low
noise, solution for distributing clock signals over controlled
impedances of 100. The 8545-01 accepts a LVCMOS/LVTTL input
level and translates it to 3.3V LVDS output levels.
Guaranteed output and part-to-part skew characteristics make the
8545-01 ideal for those applications demanding well defined
performance and repeatability.
Features
Four differential LVDS output pairs
Two LVCMOS/LVTTL clock inputs to support redundant
or selectable frequency fanout applications
Maximum output frequency: 650MHz
Translates LVCMOS/LVTTL input signals to LVDS levels
Output skew: 40ps (maximum)
Part-to-part skew: 500ps (maximum)
Propagation delay: 3.6ns (maximum)
Full 3.3Vsupply mode
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Available in lead-free (RoHS 6) package
Block Diagram
CLK_EN
Pullup
nD
Q
LE
CLK
Pulldown
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
Pin Assignment
GND
CLK_EN
nc
CLK
nc
nc
nc
nc
GND
V
DD
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
Q0
nQ0
V
DD
Q1
nQ1
Q2
nQ2
GND
Q3
nQ3
8545-01
20-Lead TSSOP
6.5mm x 4.4mm x 0.925
mm
package body
G Package
Top View
8545-01 Rev A 7/10/15
1
©2015 Integrated Device Technology, Inc.
You have chosen the topic for the competition... (Let's discuss it together)
[i=s]This post was last edited by paulhyde on 2014-9-15 08:58[/i] Looking at these questions... I'm still not sure which one to choose... (It's easier to do the ones from higher vocational colleges)...
shifanno1 Electronics Design Contest
Communication between arm and DSP
I am using omapl138, arm is using sysbois 6 system, dsp is using dspbios Version 5, how can the two communicate?...
georon DSP and ARM Processors
SDRAM Refresh Operation
[font=Tahoma,]For SDRAM refresh operation, the manual says 64ms/8192 lines. Does it mean that a refresh request is generated every 64ms/8192? Wouldn't this be a bit inefficient? Or is it enough to gen...
火箭_1991 FPGA/CPLD
Some important industry exhibitions held in Beijing in November
2010 China International Social Public Security Products ExpoExhibition Date: November 2, 2010 - November 5, 2010Exhibition Venue: China International Exhibition Center, No. 6 North Third Ring Road, C...
jameswangsynnex Industrial Control Electronics
STM32FSRAM->GPIOBDMA
I have implemented the operation of sending data from memory to GPIOB port in DMA mode, but it is sent in 16-bit half-word mode.Now I hope to implement the operation of sending memory in bytes to GPIO...
lqdz68 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1156  238  1957  2307  1309  24  5  40  47  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号