EEWORLDEEWORLDEEWORLD

Part Number

Search

72205LB15JI

Description
FIFO 256 x 18 SyncFIFO, 5.0V
Categorystorage   
File Size327KB,16 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72205LB15JI Online Shopping

Suppliers Part Number Price MOQ In stock  
72205LB15JI - - View Buy Now

72205LB15JI Overview

FIFO 256 x 18 SyncFIFO, 5.0V

72205LB15JI Parametric

Parameter NameAttribute value
Product CategoryFIFO
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Package / CasePLCC-68
PackagingTray
Height3.63 mm
Length24 mm
Factory Pack Quantity18
Width24 mm
CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72205LB, IDT72215LB,
IDT72225LB, IDT72235LB,
IDT72245LB
FEATURES:
256 x 18-bit organization array (IDT72205LB)
512 x 18-bit organization array (IDT72215LB)
1,024 x 18-bit organization array (IDT72225LB)
2,048 x 18-bit organization array (IDT72235LB)
4,096 x 18-bit organization array (IDT72245LB)
10 ns read/write cycle time
Empy and Full flags signal FIFO status
Easy expandable in depth and width
Asynchronous or coincident read and write clocks
Programmable Almost-Empty and Almost-Full flags with
default settings
Half-Full flag capability
Dual-Port zero fall-through time architecture
Output enable puts output data bus in high-impedence state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
and plastic leaded chip carrier (PLCC)
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
write controls. These FIFOs are applicable for a wide variety of data buffering
needs, such as optical disk controllers, Local Area Networks (LANs), and
interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The read clock can be tied to the write clock for single clock operation or the
two clocks can run asynchronous of one another for dual-clock operation. An
Output Enable pin (OE) is provided on the read port for three-state control of
the output.
The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF),
and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The
offset loading of the programmable flags is controlled by a simple state machine,
and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available
when the FIFO is used in a single device configuration.
These devices are depth expandable using a Daisy-Chain technique. The
XI
and
XO
pins are used to expand the FIFOs. In depth expansion configu-
ration, First Load (FL) is grounded on the first device and set to HIGH for all
other devices in the Daisy Chain.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated
using high-speed submicron CMOS technology.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high
speed, low-power First-In, First-Out (FIFO) memories with clocked read and
FUNCTIONAL BLOCK DIAGRAM
WCLK
D0-D17
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
FLAG
LOGIC
/(
READ POINTER
READ CONTROL
LOGIC
)
(
)/
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
Q0-Q17
RCLK
2766 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
MARCH 2013
DSC-2766/3
©2013
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
I found a very good 51 single-chip microcomputer introductory tutorial book and recommend it to beginners. It is suitable for beginners to learn programming by themselves.
51 MCU introductory book, with supporting teaching videos, PPT courseware, source code, homework, tool software, share with students in need....
fasetr 51mcu
Send a few jokes to cool down
1. A patient asked the doctor: "Can eating carrots really prevent myopia?" The doctor asked back: "Of course, have you ever seen a little white rabbit wearing glasses?" 2. That day, I went to a restau...
刘兴光 Talking
Xilinx e-magazine
For more electronic magazines, please click here [url=http://china.xilinx.com/china/xcell/ch_xcell.htm]...
凯哥 FPGA/CPLD
Two questions
1. The Ndis library does not send irp to the interface function (such as initialization function, etc.) of the nids miniport driver. Where does the irp in the code come from? Is the ndis miniport driv...
lockwe Embedded System
[ESP32-Korvo Review] Part 3: Smart Voice Assistant ESP-Skainet
[i=s]This post was last edited by Digital Leaf on 2021-1-31 20:36[/i]ESP-Skainet is an intelligent voice assistant developed by Espressif, which supports the wake-up word engine (WakeNet), offline voi...
数码小叶 Domestic Chip Exchange
Parameter sweep of MULTISIM
What is the difference between model parameters and device parameters in MULTISIM's parameter scan, and how to choose?...
caijianfa55 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1410  1665  2018  401  829  29  34  41  9  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号