EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5914A502NI8

Description
Clock Generators u0026 Support Products Prg Clock Gen V5 3 Diff Out 350 MHz
Categorysemiconductor    Analog mixed-signal IC   
File Size429KB,36 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5914A502NI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5914A502NI8 - - View Buy Now

5P49V5914A502NI8 Overview

Clock Generators u0026 Support Products Prg Clock Gen V5 3 Diff Out 350 MHz

5P49V5914A502NI8 Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
PackagingReel
Factory Pack Quantity2500
Programmable Clock Generator
5P49V5914
DATASHEET
Description
The 5P49V5914 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to three independent output frequencies
High performance, low phase noise PLL, <0.7ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1GbE and 10GbE
Three fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Three universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os: LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDO
3
OUT3
OUT3B
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
EPAD
GND
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
5P49V5914 SEPTEMBER 12, 2018
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
©2018 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
NC
About MCU interrupts
I have never understood interrupts (timers)!! I don't know how they work in the program, I hope someone can teach me......
小白是我 51mcu
Fortune 500 company recruits EHS manager
I am a headhunter, and I am now recruiting an EHS manager for a Fortune 500 company. I am currently responsible for 3 factories in Shanghai, and will also bring in a factory in Suzhou in the future. T...
闻笑真人 Talking about work
Why is BlueBRG stuck at aci_gatt_update_char_value
Testing BlueNRG, always unable to connect. In debug mode, I found that it was stuck in [backcolor=rgb(247, 247, 247)]aci_gatt_update_char_value function, ret result is greater than 0, so it stopped at...
dcexpert stm32/stm8
ssd1306 Chinese and picture display
[i=s]This post was last edited by lemon1394 on 2021-8-17 23:19[/i]I have found many Chinese displays of ssd1306 introduced on the Internet, and the core of them all uses pixels to draw points. A 16*16...
lemon1394 MicroPython Open Source section
PCB Layout 3W principle, 20H principle, 50-50 principle
[p=24, null, left][color=#333333][font=tahoma, Verdana, Arial, 宋体][size=4][b]3W Principle:[/b][/size][/font][/color][/p][p=24, null, left][color=#333333][font=tahoma, Verdana, Arial, 宋体][size=4]Here 3...
wstt PCB Design
Let’s take steps towards the future together. EEWorld invites you to donate steps.
Take 10,000 steps a day and you can donate love. Every step you take is a better physical and mental outlook. You can donate a small amount here to the "Future Engineer Program" to help poor children ...
okhxyyo Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1377  2047  1007  1670  1671  28  42  21  34  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号