EEWORLDEEWORLDEEWORLD

Part Number

Search

8T49N006A-000NLGI

Categorysemiconductor    Analog mixed-signal IC   
File Size544KB,39 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

8T49N006A-000NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
8T49N006A-000NLGI - - View Buy Now

8T49N006A-000NLGI Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
Mounting StyleSMD/SMT
Package / CaseVFQFPN-40
PackagingTray
Height0.9 mm
Length6 mm
Factory Pack Quantity490
Width6 mm
Programmable FemtoClock
®
NG LVPECL/LVDS
Clock Generator with 6-Outputs
IDT8T49N006I
DATASHEET
General Description
The IDT8T49N006I is a six output Clock Generator with selectable
LVDS or LVPECL outputs. The IDT8T49N006I can generate any one
of four frequencies from a single crystal or reference clock. The four
frequencies are selected from the Frequency Selection Table (Table
3A) and are programmed via I
2
C interface. The four predefined
frequencies are selected in the user application by two frequency
selection pins. Note the desired programmed frequencies must be
used with the corresponding crystal or clock frequency as indicated
in Table 3A.
Excellent phase noise performance is maintained with IDT’s Fourth
Generation FemtoClock
®
NG PLL technology, which delivers
sub-400fs RMS phase jitter.
Features
Fourth Generation FemtoClock NG PLL technology
Six selectable LVPECL or LVDS outputs via I
2
C
CLK, nCLK input pair can accept the following differential input
levels: LVPECL, LVDS, HCSL
FemtoClock NG VCO Range: 1.91GHz - 2.5GHz
RMS phase jitter at 156.25MHz (12kHz - 20MHz): 228fs (typical)
RMS phase jitter at 156.25MHz (10kHz - 1MHz): 175fs (typical)
Full 2.5V or 3.3V power supply
I
2
C programming interface
PCI Express (2.5 Gb/S), Gen 2 (5 Gb/s) and Gen 3 (8 Gb/s) jitter
compliant
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Pin Assignment
V
CCO
nQ3
nQ4
nQ5
Q3
30 29 28 27 26 25 24 23 22 21
20
19
18
17
16
15
14
13
12
11
1 2
3 4
5 6 7
8
9 10
V
EE
SCLK
SDATA
V
EE
V
CCA
LOCK
V
EE
V
CC
CLK_SEL
V
EE
31
32
33
34
35
36
37
38
39
40
Q4
nc
nc
V
EE
Q5
FSEL1
V
CC
V
EE
ADDR_SEL
FSEL0
nCLK
CLK
V
EE
XTAL_OUT
XTAL_IN
nQ0
Q0
nc
nc
V
CCO
nQ1
IDT8T49N006I
40-Lead VFQFN
6mm x 6mm x 0.95mm package body
4.65mm x 4.65mm E-Pad
NL Package
Top View
IDT8T49N006A-dddNLGI REVISION A OCTOBER 22, 2013
1
©2014 Integrated Device Technology, Inc.
nQ2
V
EE
Q1
Q2

8T49N006A-000NLGI Related Products

8T49N006A-000NLGI 8T49N006A-057NLGI8 8T49N006A-001NLGI8 8T49N006A-999NLGI8
Description Clock Generators u0026 Support Products Femto NG Clock Generator Clock Generators u0026 Support Products FEMTOCLOCK NG
Product Category Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products
Manufacturer IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
RoHS Details Details Details Details
Packaging Tray Reel Reel Reel
Factory Pack Quantity 490 5000 5000 5000
Mounting Style SMD/SMT SMD/SMT SMD/SMT -
Package / Case VFQFPN-40 VFQFPN-40 VFQFPN-40 -
BMP bitmap display (V) Design of a simple digital photo frame
Article excerpt: "ARM Cortex-M0 starts here" Author: zhaojun_xfhttps://bbs.eeworld.com.cn/thread-324656-1-1.html1 OverviewCommon supported formats of digital photo frames include BMP\GIF\JPG\TIF, etc....
EEWORLD社区 NXP MCU
uCOS-II beginner help
I encountered a problem when doing Teacher Ren Zhe's Example 3.7. Please help me solve it. /******************************Test***********************************/ #include "includes.h" #define TASK_ST...
fendou Real-time operating system RTOS
[Espier FPGA VHDL Learning Post] Post 20 introduces registers
[align=center][color=red][font=宋体][size=16.0pt]【[/size][/font][/color][color=red][size=16.0pt]Espier[/size][/color][color=black][size=16.0pt] [/size][/color][color=red][size=16.0pt]FPGA VHDL[/size][/c...
常见泽1 FPGA/CPLD
Help, help, help
I would like to ask all the experts to help analyze the working principle of the circuit in the figure. The more detailed the better. Thank you. Good explanation will be paid. Thank you...
电气小白菜 LED Zone
How to complete the backup and recovery of the registry under wince6
The Hive-based WinCE 6 system registry backup is implemented by RegSaveKey(HKEY_LOCAL_MACHINE,REG_HKLM_NAME,NULL); RegSaveKey(HKEY_CURRENT_USER,REG_USER_NAME,NULL); RegSaveKey(HKEY_CLASSES_ROOT,REG_RO...
hefang05119 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 321  558  2321  1503  726  7  12  47  31  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号