CD4051BC • CD4052BC • CD4053BC Single 8-Channel Analog Multiplexer/Demultiplexer • Dual 4-Channel Analog
Multiplexer/Demultiplexer • Triple 2-Channel Analog Multiplexer/Demultiplexer
November 1983
Revised April 2002
CD4051BC • CD4052BC • CD4053BC
Single 8-Channel Analog Multiplexer/Demultiplexer •
Dual 4-Channel Analog Multiplexer/Demultiplexer •
Triple 2-Channel Analog Multiplexer/Demultiplexer
General Description
The CD4051BC, CD4052BC, and CD4053BC analog mul-
tiplexers/demultiplexers are digitally controlled analog
switches having low “ON” impedance and very low “OFF”
leakage currents. Control of analog signals up to 15V
p-p
can be achieved by digital signal amplitudes of 3
−
15V. For
example, if V
DD
=
5V, V
SS
=
0V and V
EE
= −
5V, analog sig-
nals from
−
5V to
+
5V can be controlled by digital inputs of
0
−
5V. The multiplexer circuits dissipate extremely low qui-
escent power over the full V
DD
−
V
SS
and V
DD
−
V
EE
supply
voltage ranges, independent of the logic state of the control
signals. When a logical “1” is present at the inhibit input ter-
minal all channels are “OFF”.
CD4051BC is a single 8-channel multiplexer having three
binary control inputs. A, B, and C, and an inhibit input. The
three binary signals select 1 of 8 channels to be turned
“ON” and connect the input to the output.
CD4052BC is a differential 4-channel multiplexer having
two binary control inputs, A and B, and an inhibit input. The
two binary input signals select 1 or 4 pairs of channels to
be turned on and connect the differential analog inputs to
the differential outputs.
CD4053BC is a triple 2-channel multiplexer having three
separate digital control inputs, A, B, and C, and an inhibit
input. Each control input selects one of a pair of channels
which are connected in a single-pole double-throw configu-
ration.
Features
s
Wide range of digital and analog signal levels:
digital 3 – 15V, analog to 15V
p-p
s
Low “ON” resistance: 80
Ω
(typ.) over entire 15V
p-p
signal-input range for V
DD
−
V
EE
=
15V
s
High “OFF” resistance:
channel leakage of
±
10 pA (typ.) at V
DD
−
V
EE
=
10V
s
Logic level conversion for digital addressing signals of
3 – 15V (V
DD
−
V
SS
=
3 – 15V) to switch analog signals
to 15 V
p-p
(V
DD
−
V
EE
=
15V)
s
Matched switch characteristics:
∆
R
ON
=
5
Ω
(typ.) for V
DD
−
V
EE
=
15V
s
Very low quiescent power dissipation under all
digital-control input and supply conditions:
1
µ
W (typ.) at V
DD
−
V
SS
=
V
DD
−
V
EE
=
10V
s
Binary address decoding on chip
Ordering Code:
Order Number
CD4051BCM
CD4051BCSJ
CD4051BCMTC
CD4051BCN
CD4052BCM
CD4052BCSJ
CD4052BCN
CD4053BCM
CD4053BCSJ
CD4053BCN
Package Number
M16A
M16D
MTC16
N16E
M16A
M16D
N16E
M16A
M16D
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
© 2002 Fairchild Semiconductor Corporation
DS005662
www.fairchildsemi.com
CD4051BC • CD4052BC • CD4053BC
Absolute Maximum Ratings
(Note 1)
DC Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Storage Temperature
Range (T
S
)
Power Dissipation (P
D
)
Dual-In-Line
Small Outline
Lead Temperature (T
L
)
(soldering, 10 seconds)
260
°
C
(Note 2)
700 mW
500 mW
−
0.5 V
DC
to
+
18 V
DC
−
0.5 V
DC
to V
DD
+
0.5 V
DC
−
65
°
C to
+
150
°
C
Recommended Operating
Conditions
DC Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Operating Temperature Range (T
A
)
CD4051BC/CD4052BC/CD4053BC
+
5 V
DC
to
+
15 V
DC
0V to V
DD
V
DC
−
55
°
C to
+
125
°
C
Note 1:
“Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. Except for “Operating Tempera-
ture Range” they are not meant to imply that the devices should be oper-
ated at these limits. The Electrical Characteristics tables provide conditions
for actual device operation.
DC Electrical Characteristics
Symbol
Parameter
Control A, B, C and Inhibit
I
IN
Input Current
V
DD
=
15V,
V
IN
=
0V
V
DD
=
15V,
V
IN
=
15V
I
DD
Quiescent Device Current
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
Signal Inputs (V
IS
) and Outputs (V
OS
)
R
ON
“ON” Resistance (Peak
for V
EE
≤
V
IS
≤
V
DD
)
R
L
=
10 kΩ
(any channel
selected)
Conditions
−55°C
Min
Max
Min
+25°
Typ
Max
−0.1
125°C
Min
Max
Units
V
EE
=
0V
V
EE
=
0V
−0.1
0.1
5
10
20
−10
−
5
10
−
5
−1.0
µA
1.0
150
300
600
µA
0.1
5
10
20
V
DD
=
2.5V,
V
EE
= −2.5V
or V
DD
=
5V,
V
EE
=
0V
V
DD
=
5V,
V
EE
= −5V
or V
DD
=
10V,
V
EE
=
0V
V
DD
=
7.5V,
V
EE
= −7.5V
or V
DD
=
15V,
V
EE
=
0V
200
80
240
320
Ω
310
120
400
550
Ω
800
270
1050
1300
Ω
∆R
ON
∆
“ON” Resistance
Between Any Two
Channels
R
L
=
10 kΩ
(any channel
selected)
V
DD
=
2.5V,
V
EE
= −2.5V
or V
DD
=
5V,
V
EE
=
0V
V
DD
=
5V
V
EE
= −5V
or V
DD
=
10V,
V
EE
=
0V
V
DD
=
7.5V,
V
EE
= −7.5V
or V
DD
=
15V,
V
EE
=
0V
5
Ω
10
Ω
10
Ω
“OFF” Channel Leakage
“OFF” Channel Leakage
Current, all channels
“OFF” (Common
OUT/IN)
V
DD
=7.5V,
Inhibit
=
7.5V
V
DD
=
7.5V,
V
EE
= −7.5V,
O/I
=
0V
I/O
= ±7.5V
V
EE
=−7.5V
±50
±200
±200
±200
±0.01
±0.08
±0.04
±0.02
±50
±200
±200
±200
±500
±2000
±2000
±2000
nA
nA
CD4051
D4052
CD4053
Current, any channel “OFF” O/I=±7.5V, I/O=0V
5
www.fairchildsemi.com
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
