EEWORLDEEWORLDEEWORLD

Part Number

Search

MCP2542WFDT-H-MF

Description
CAN Interface IC CAN FD Transceiver
Categorysemiconductor    Analog mixed-signal IC   
File Size751KB,41 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

MCP2542WFDT-H-MF Online Shopping

Suppliers Part Number Price MOQ In stock  
MCP2542WFDT-H-MF - - View Buy Now

MCP2542WFDT-H-MF Overview

CAN Interface IC CAN FD Transceiver

MCP2542WFDT-H-MF Parametric

Parameter NameAttribute value
Product CategoryCAN Interface IC
ManufacturerMicrochip
RoHSDetails
PackagingReel
Factory Pack Quantity3300
MCP2542FD/4FD,
MCP2542WFD/4WFD
CAN FD Transceiver with Wake-Up Pattern (WUP) Option
Features
• Supports CAN 2.0 and CAN with Flexible Data Rate
(CAN FD) Physical Layer Transceiver Requirements
• Optimized for CAN FD at 2, 5 and 8 Mbps Operation
- Maximum propagation delay: 120 ns
- Loop delay symmetry: -10%/+10% (2 Mbps)
• MCP2542FD/4FD:
- Wake-up on CAN activity, 3.6 µs filter time
• MCP2542WFD/4WFD:
- Wake-up on Pattern (WUP), as specified in
ISO11898-2:2015, 3.6 µs activity filter time
• Implements ISO11898-2:2003, ISO11898-5:2007, and
ISO/DIS11898-2:2015
• Qualification: AEC-Q100 Rev. G, Grade 0 (-40°C to
+150°C)
• Very Low Standby Current (4 µA, typical)
• V
IO
Supply Pin to Interface Directly to CAN Controllers
and Microcontrollers with 1.8V to 5V I/O
• CAN Bus Pins are Disconnected when Device is
Unpowered
- An unpowered node or brown-out event will not
load the CAN bus
- Device is unpowered if V
DD
or V
IO
drop below its
POR level
• Detection of Ground Fault:
- Permanent Dominant detection on T
XD
- Permanent Dominant detection on bus
• Automatic Thermal Shutdown Protection
• Suitable for 12V and 24V Systems
• Meets or Exceeds Stringent Automotive Design
Requirements Including “Hardware
Requirements for
LIN, CAN and FlexRay Interfaces in Automotive
Applications”,
Version 1.3, May 2012
- Conducted emissions @ 2 Mbps with
Common-Mode Choke (CMC)
- Direct Power Injection (DPI) @ 2 Mbps with CMC
• Meets SAE J2962/2 “Communication
Transceiver Quali-
fication Requirements - CAN”
- Radiated emissions @ 2 Mbps without a CMC
• High Electrostatic Discharge (ESD) Protection on CANH
and CANL, meeting IEC61000-4-2 up to ±13 kV
• Temperature ranges:
- Extended (E): -40°C to +125°C
- High (H): -40°C to +150°C
Description
The MCP2542FD/4FD and MCP2542WFD/4WFD CAN
transceiver family is designed for high-speed CAN FD
applications up to 8 Mbps communication speed. The
maximum propagation delay was improved to support longer
bus length.
The device meets the automotive requirements for CAN FD bit
rates exceeding 2 Mbps, low quiescent current,
electromagnetic compatibility (EMC) and electrostatic
discharge (ESD).
Applications
CAN 2.0 and CAN FD networks in Automotive, Industrial,
Aerospace, Medical, and Consumer applications.
Package Types
MCP2542FD
MCP2542WFD
3x3 DFN*
T
XD
1
V
SS
2
V
DD
3
R
XD
4
EP
9
8 STBY
7 CANH
6 CANL
5 V
IO
MCP2544FD
MCP2544WFD
3x3 DFN*
T
XD
1
V
SS
2
V
DD
3
R
XD
4
EP
9
8 STBY
7 CANH
6 CANL
5 NC
MCP2542FD
MCP2542WFD
8-Lead SOIC
T
XD
1
V
SS
2
V
DD
3
R
XD
4
8 STBY
7 CANH
6 CANL
5 V
IO
MCP2544FD
MCP2544WFD
8-Lead SOIC
TXD 1
VSS 2
VDD 3
RXD 4
8 STBY
7 CANH
6 CANL
5 NC
MCP2542FD
MCP2542WFD
2x3 TDFN*
T
XD
1
V
SS
2
V
DD
3
R
XD
4
MCP2544FD
MCP2544WFD
2x3 TDFN*
T
XD
1
V
SS
2
V
DD
3
R
XD
4
8
STBY
EP
9
7
CANH
6
CANL
5
V
IO
8
STBY
EP
9
7
CANH
6
CANL
5
NC
* Includes Exposed Thermal Pad (EP); see
Table 1-1.
MCP2542FD/4FD, MCP2542WFD/4WFD Family Members
Device
MCP2542FD
MCP2544FD
MCP2542WFD
MCP2544WFD
V
IO
pin
Yes
No
Yes
No
WUP
No
No
Yes
Yes
Internal level shifter on digital I/O pins
Wake-Up on Pattern (see
Section 1.6.5)
Internal level shifter on digital I/O pins; Wake-Up on Pattern
Description
Note: For ordering information, see the
Product Identification System
section.
2016 Microchip Technology Inc.
DS20005514A-page 1
Purgatory Legend-RAM War
Calling and verifying IP core RAM...
雷北城 FPGA/CPLD
【Altera SoC Experience Tour】High-speed Data Acquisition System Design
[i=s]This post was last edited by chenzhufly on 2015-3-26 00:14[/i] [align=center][size=4][b]Author: chenzhufly QQ[/b][b]: 36886052[/b][/size][/align][align=left][size=4][b]1. Hardware environment[/b]...
chenzhufly FPGA/CPLD
Looking for a Verilog solution?
[color=#FF0000]Timer for competition (with reset button, start/pause button, 4 digital tubes)[/color] Please write it in Verilog language!!!...
jbcfelix Embedded System
Re-understanding of analog ground and digital ground
In order to achieve good anti-interference, we often see ground splitting wiring on PCB boards. However, not all digital circuits and analog circuits must be split on the ground plane. Because this sp...
xiefei FPGA/CPLD
Problems with CRect and RECT
If I assign a CRect object to a RECT object, will there be any problems? For example, if a function parameter is of type RECT, but a CRect object is passed in as a parameter, will there be any problem...
emaster Embedded System
Matrix keyboard
Why when I turn on the switch when scanning the matrix keyboard, it always displays 0, which is the number of the keys in the first row and first column. It should display nothing. I can't figure it o...
Learner_new 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1521  1419  1817  1927  2335  31  29  37  39  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号