EEWORLDEEWORLDEEWORLD

Part Number

Search

D38999-26MB98SN

Description
Circular MIL Spec Connector DTS 5C 5#16 SKT
CategoryThe connector   
File Size5MB,148 Pages
ManufacturerSOURIAU
Download Datasheet Parametric View All

D38999-26MB98SN Online Shopping

Suppliers Part Number Price MOQ In stock  
D38999-26MB98SN - - View Buy Now

D38999-26MB98SN Overview

Circular MIL Spec Connector DTS 5C 5#16 SKT

D38999-26MB98SN Parametric

Parameter NameAttribute value
Product CategoryCircular MIL Spec Connector
ManufacturerSOURIAU
Number of Positions6 Position
Insert Arrangement11 - 98
Contact GenderSocket (Female)
MIL TypeMIL-DTL-38999 III
ProductPlugs
Shell Size11
Shell StyleStraight
Mounting StyleFree Hanging
Termination StyleCrimp
Current Rating5 A
Contact PlatingGold
Contact MaterialCopper Alloy
Mating StyleBayonet
Shell MaterialComposite
Shell PlatingNickel
Unit Weight1 oz
8D SERIES
Standard Aerospace & Military Connectors
MIL-DTL-38999 Series III/EN3645
STM32F103 USB emulation PL2303
Recently, I plan to use the USB module of STM32F103 to simulate PL2303 and use the driver of PL2303 to realize USB to serial port. I have captured the protocol of PL2303 with BUS HOUND, but I don't kn...
yingchsh ARM Technology
RF MEMS market has a promising future and will reach $1.1 billion in 2009
RF MEMS market has a promising future and will reach $1.1 billion in 2009November 28, 2005 16:42According to data released by market research company WTC, the market size of radio frequency micro-elec...
fighting Analog electronics
I need a SMD package library for 32MHz and 30KHz crystal oscillators in Altium Designer. Can someone give me one? I'd be very grateful!
Thank you! Email: [email]ma5474@163.com[/email], thank you! Please help!...
奔跑路上 PCB Design
Digital Circuit Design Methodology
The current digital circuit design can be divided into the following levels: 1. Algorithm-level design: Use high-level languages such as C language and other system analysis tools (such as MATLAB) to ...
inoint98 FPGA/CPLD
Basic knowledge of Verilog HDL (English)
Basic knowledge of Verilog HDL.rar includes: 1, Verilog testbench 2, Verilog_Golden_Reference_Guide 3, Wiley 1 Verilog Coding For Logic Synthesis Ebook-Spy...
liwenqi FPGA/CPLD
Can the busy signal of icl7135 be simulated in proteus?
Dear experts, please help me solve this problem. I can't get the busy signal with proteus, it always keeps low level. But D1-D5, B8, 4, 2, 1 can change continuously, what's going on?...
yanghui_45 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 416  623  2816  2000  325  9  13  57  41  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号