EEWORLDEEWORLDEEWORLD

Part Number

Search

162GB16E1811SW714

CategoryThe connector   
File Size2MB,41 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

162GB16E1811SW714 Online Shopping

Suppliers Part Number Price MOQ In stock  
162GB16E1811SW714 - - View Buy Now

162GB16E1811SW714 Parametric

Parameter NameAttribute value
Product CategoryCircular MIL Spec Connector
ManufacturerAmphenol
Number of Positions11 Position
Insert Arrangement18-11
Contact GenderSocket (Female)
ProductPlugs
Shell Size18
Shell StyleIn-Line
Mounting StyleWire
Termination StyleCrimp
Mating StyleBayonet
Mounting AngleStraight
Shell MaterialAluminum Alloy
Shell PlatingOlive Drab Cadmium
Amphenol
162GB Series
Miniature Bayonet Lock Connectors
CONTENTS
Pages
2
2
2
3-4
5
6-7
8
9-10
11-12
13-14
15-16
17-18
19
20
21-28
29-31
32-33
34
35
36
37-42
Introduction to 162GB Crimp Connectors
Audio Applications
Cable Assembly Facilities at Amphenol Ltd
MIL-C-26482 Qualification Approval Tests
DEF 5325 Qualification Approval Tests
Table of Shell Styles
Insert Availability and Voltage Ratings
How to Order 162GB Crimp Connectors
Box Mounting Receptacles
Single Hole Fixing Receptacles
Cable Mounting Receptacles
Plugs
Plugs with optional Coupling Rings
Cable Accessories
Cables to DEF 10
Accessories
Dust Caps
AIA Backshells – Interconnection Accessories
Interconnection Accessories Installation Procedure
Interconnection Accessories Shield Term Process
Key/keyway Orientations
Insert Orientations
162GB Crimp Assembly Instructions
Amphenol
[C-Wireless Charging Electric Car] Shaanxi Province First Prize_Topic C
[font=微软雅黑, "][size=14px][color=#000000][size=3]Introduction: [/size][size=3]This car can realize the functions of wireless charging and automatic start when power is off, and can drive stably on flat...
sigma Energy Infrastructure?
How to Establish ModelSim Simulation Environment in XILINX FPGA Development
In the development of FPGA, simulation is essential. However, the simulation tool provided by ISE can only simulate some simple HDL codes , but cannot simulate IP generated by Coregen. In this case, t...
eeleader FPGA/CPLD
【SensorTag】the fivth week: Routine analysis
I have studied the routines in the past few days: Since my topic this time is: Computer Bluetooth switch. So I naturally looked at the KEYS routine. Since the routine is all in English, I finally real...
ddllxxrr Wireless Connectivity
DSP from entry to mastery complete collection
The information is good, but it is in English....
a20061475 DSP and ARM Processors
Ask a question about vxworks config.h file
Why is it that when compiling, adding a component only requires #define INCLUDE_XXXX? Where are these components stored and how are they added to the kernel?...
ldw3 Real-time operating system RTOS
Output distortion of the instrument amplifier with three op amps
The schematic diagram is shown in Figure 1, where J2 is the signal input.Figure 2 Figure 3 is the waveform of the single-ended ground at J2.Figure 4 is the input waveform at J2, which is a three-value...
天天1 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 644  2336  1986  462  1728  13  48  40  10  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号