Features ........................................................................................................................................................ 1
Ordering Information ..................................................................................................................................... 2
Part Number .................................................................................................................................................. 2
Pin Function ................................................................................................................................................ 13
Simplified State Diagram............................................................................................................................. 23
Revision History .......................................................................................................................................... 53
Preliminary Data Sheet E0250E10 (Ver. 1.0)
3
EDS5104ABTA, EDS5108ABTA, EDS5116ABTA
Electrical Specifications
•
All voltages are referenced to VSS (GND).
•
After power up (refer to the Power-up Sequence).
Absolute Maximum Ratings
Parameter
Voltage on any pin relative to VSS
Supply voltage relative to VSS
Short circuit output current
Power dissipation
Operating temperature
Storage temperature
Symbol
VT
VDD
IOS
PD
TA
Tstg
Rating
–0.5 to VDD + 0.5 (≤
4.6 (max.))
–0.5 to +4.6
50
1.0
0 to +70
–55 to +125
Unit
V
V
mA
W
°C
°C
Note
Caution
Exposing the device to stress above those listed in Absolute Maximum Ratings could cause
permanent damage. The device is not meant to be operated under conditions outside the limits
described in the operational section of this specification. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
Recommended Operating Conditions (TA = 0 to 70°C)
°
Parameter
Supply voltage
Symbol
VDD, VDDQ
VSS, VSSQ
Input high voltage
Input low voltage
VIH
VIL
min.
3.0
0
2.0
–0.3
max.
3.6
0
VDD + 0.3
0.8
Unit
V
V
V
V
Notes
1
2
3
4
Notes: 1.
2.
3.
4.
The supply voltage with all VDD and VDDQ pins must be on the same level.
The supply voltage with all VSS and VSSQ pins must be on the same level.
VIH (max.) = VDD + 2.0 V for pulse width
≤
3ns
at VDD.
VIL (min.) = VSS – 2.0 V for pulse width
≤
3ns at VSS.
Preliminary Data Sheet E0250E10 (Ver. 1.0)
4
EDS5104ABTA, EDS5108ABTA, EDS5116ABTA
DC Characteristics 1 (TA = 0 to +70°C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
°
Parameter
/CAS latency
Operating current
Standby current in power
down
Standby current in power
down (input signal stable)
Standby current in non
power down
Standby current in non
power down (input signal
stable)
Active standby current in
power down
Active standby current in
power down (input signal
stable)
Active standby current in
non power down
Active standby current in
non power down (input
signal stable)
Burst operating current
Refresh current
Self refresh current
Symbol
ICC1
ICC2P
ICC2PS
ICC2N
ICC2NS
ICC3P
ICC3PS
ICC3N
ICC3NS
ICC4
ICC5
ICC6
-6B
-7A, -75
-6B,-7A
-75
Grade
-6B,-7A
-75
max.
×
4
160
140
3
2
-6B
30
-7A, -75 25
9
4
3
-6B
45
-7A, -75 40
20
160
130
320
280
4
×
8
165
145
3
2
30
25
9
4
3
45
40
20
170
140
320
280
4
×
16
175
155
3
2
30
25
9
4
3
45
40
20
190
160
320
280
4
Unit
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
Test condition
Burst length = 1
tRC = tRC (min.)
CKE = VIL,
tCK = tCK (min.)
CKE = VIL, tCK =
∞
CKE, /CS = VIH,
tCK = tCK (min.)
CKE = VIH, tCK =
∞,
/CS = VIH
CKE = VIL,
tCK = tCK (min.)
CKE = VIL, tCK =
∞
CKE, /CS = VIH,
tCK = tCK (min.)
CKE = VIH, tCK =
∞,
/CS = VIH
Notes
1, 2, 3
6
7
4
8
1, 2, 6
2, 7
1, 2, 4
2, 8
tCK = tCK (min.), BL = 4 1, 2, 5
tRC = tRC (min.)
VIH
≥
VDD
– 0.2V
VIL
≤
0.2V
3
Notes: 1. ICC depends on output load condition when the device is selected. ICC (max.) is specified at the output
open condition.
2. One bank operation.
3. Input signals are changed once per one clock.
4. Input signals are changed once per two clocks.
5. Input signals are changed once per four clocks.
6. After power down mode, CLK operating current.
7. After power down mode, no CLK operating current.
8. Input signals are VIH or VIL fixed.
DC Characteristics 2 (TA = 0 to +70°C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
Ask everyone a questionCurrently, most of the graduation projects on this topic are based on single-chip microcomputer design.However, I have been studying embedded systems at this stage. In order to ...
I saw that the moderator had ported it to F103. Is it possible to port it to non-STM series chips?
Does the chip that needs to be ported have any requirements for architecture, ROM, etc.?Is there any ...
Has anyone exported the SDK for WINCE6.0? Why is the SDK I exported only 6M? I selected ATL in OS DESIGN. After the SDK was installed, there is no ATL. Why? Thank you...
How to use stm32 to generate 6-phase pwm waveform and svpwm modulation waveform, and set pwm mode to edge-aligned mode,as shown in the figure:Set tim1_RCR=1, then each down-count overflow calculates t...
Linux and Android
京公网安备 11010802033920号
EEWORLD
