EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT72255LA20TF

Description
16K X 18 OTHER FIFO, 8 ns, PQFP64
Categorystorage   
File Size248KB,27 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT72255LA20TF Overview

16K X 18 OTHER FIFO, 8 ns, PQFP64

IDT72255LA20TF Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals64
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time8 ns
Processing package descriptionPlastic, TQFP-64
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, low PROFILE
surface mountYes
Terminal formGULL WING
Terminal spacing0.8000 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL
memory width18
organize16K × 18
storage density294912 deg
operating modeSynchronize
Number of digits16384 words
Number of digits16K
cycle10 ns
Output enableYes
Memory IC typeOther first in first out
CMOS SUPERSYNC FIFO™
8,192 x 18
16,384 x 18
Integrated Device Technology, Inc.
IDT72255LA
IDT72265LA
FEATURES:
• Choose among the following memory organizations:
IDT72255LA
8,192 x 18
IDT72265LA
16,384 x 18
• Pin-compatible with the IDT72275/72285 SuperSync FIFOs
• 10ns read/write cycle time (8ns access time)
• Fixed, low first word data latency time
• Auto power down minimizes standby power consumption
• Master Reset clears entire FIFO
• Partial Reset clears data, but retains programmable
settings
• Retransmit operation with fixed, low first word data
latency time
• Empty, Full and Half-Full flags signal FIFO status
• Programmable Almost-Empty and Almost-Full flags, each
flag can default to one of two preselected offsets
• Program partial flags by either serial or parallel means
• Select IDT Standard timing (using
EF
and
FF
flags) or First
Word Fall Through timing (using
OR
and
IR
flags)
• Output enable puts data outputs into high impedance state
• Easily expandable in depth and width
• Independent Read and Write clocks (permit reading and
writing simultaneously)
• Available in the 64-pin Thin Quad Flat Pack (TQFP) and the
64-pin Slim Thin Quad Flat Pack (STQFP)
• High-performance submicron CMOS technology
• Industrial temperature range (–40°C to +85°C) is available
DESCRIPTION:
The IDT72255LA/72265LA are exceptionally deep, high
speed, CMOS First-In-First-Out (FIFO) memories with clocked
read and write controls. These FIFOs offer numerous improve-
ments over previous SuperSync FIFOs, including the following:
• The limitation of the frequency of one clock input with
respect to the other has been removed. The Frequency
Select pin (FS) has been removed, thus it is no longer
necessary to select which of the two clock inputs, RCLK or
WCLK, is running at the higher frequency.
• The period required by the retransmit operation is now fixed
and short.
FUNCTIONAL BLOCK DIAGRAM
WCLK
D
0
-D
17
INPUT REGISTER
OFFSET REGISTER
/
WRITE CONTROL
LOGIC
RAM ARRAY
8,192 x 18
16,384 x 18
FLAG
LOGIC
/
FWFT/SI
WRITE POINTER
READ POINTER
READ
CONTROL
LOGIC
OUTPUT REGISTER
RESET
LOGIC
RCLK
Q
0
-Q
17
SuperSyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
4670 drw 01
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE
©2001 Integrated Device Technology, Inc
APRIL 2001
DSC-4670/1
1
【Digging Power Supply】LM317 current expansion adjustable power supply
I used to make a current-expanding adjustable power supply for my classmate's video doorbell....
蓝雨夜 Analogue and Mixed Signal
Seeking the principle of the printer high voltage module
Does anyone know the principle of the high-voltage module of a laser printer? I need information on this recently, but I can't find it on the Internet. If you know, please tell me. Thank you very much...
sizumiyazhao Integrated technical exchanges
Help on using Darlington tube
The function I want to achieve is that the output OUT only changes between 0V and 24V, and the output current is 50mA. Now I use a Darlington tube to achieve it. When the input is 24V, the Darlington ...
黎淮安 Analog electronics
Research on the structure of PCI high-speed measurement and control system based on DSP
[b][font=宋体]Introduction[/font] [/b] [font=宋体]With the continuous improvement of the cost-effectiveness of digital signal processing chips, the application field of digital signal processing has devel...
程序天使 Industrial Control Electronics
Altera FFT ip core simulation problem
The project I built includes a DDC, an FFT control module and an FFT ip core. The previous DDC functions can be simulated successfully, but there is a problem with the FFT part. The FFT either has no ...
zhenpeng25 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1787  1530  1130  1346  1518  36  31  23  28  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号