Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests
are at the specified temperature and are pulsed tests, therefore: T
J
= T
C
= T
A
Open-Loop DC Electrical Specifications
V
S
= ±15V, R
L
= 150Ω, T
A
= 25°C unless otherwise specified
LIMITS
PARAMETER
V
OS
TC V
OS
+I
IN
-I
IN
CMRR
-ICMR
DESCRIPTION
Input Offset Voltage
Average Offset Voltage Drift (Note 1)
+Input Current
-Input Current
Common Mode Rejection Ratio (Note 2)
-Input Current Common
Mode Rejection (Note 2)
Power Supply Rejection Ratio (Note 3)
-Input Current Power Supply Rejection
(Note 3)
Transimpedance (Note 4)
CONDITIONS
V
S
= ±5V, ±15V
TEMP
25°C
Full
MIN
TYP
2
10
0.5
5
MAX
10
UNITS
mV
µV/°C
V
S
= ±5V, ±15V
V
S
= ±5V, ±15V
V
S
= ±5V, ±15V
V
S
= ±5V, ±15V
25°C
25°C
25°C
25°C
55
5
20
µA
µA
dB
62
0.1
2
µA/V
PSRR
-IPSR
25°C
25°C
65
72
0.1
2
dB
µA/V
R
OL
V
S
= ±15V
R
L
= 400Ω
V
S
= ±5V
R
L
= 150Ω
25°C
500
2000
kΩ
25°C
500
1200
kΩ
+R
IN
+C
IN
CMIR
+Input Resistance
+Input Capacitance
Common Mode Input Range
V
S
= ±15V
V
S
= ±5V
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
A
V
= +1
25°C
25°C
2.0
5.0
2.5
MΩ
pF
V
V
V
V
V
130
10.0
10.0
50.0
mA
mA
mA
µA
V
±12.6
±2.6
±12
±13.2
±3.2
±13.5
±11.4
V
O
Output Voltage Swing
R
L
= 400Ω, V
S
= ±15V
R
L
= 150Ω, V
S
= ±15V
R
L
= 150Ω, V
S
= ±5V
±3.0
50
±3.7
80
7.5
7.3
2.0
I
SC
I
S
I
S
, OFF
I
OUT
, OFF
V
IH
V
IL
Output Short Circuit Current (Note 5)
Supply Current
Supply Current Disabled, Pin 8 = 0V
Output Current Disabled, Pin 8 = 0V
DISABLE Pin Voltage for
Output Enabled (Note 6)
DISABLE Pin Threshold for Output Disabled
V
S
= ±5V, V
S
= ±15V
V
S
= ±15V, V
S
= ±5V
2.0
25°C
0.8
V
2
EL2166
Open-Loop DC Electrical Specifications
V
S
= ±15V, R
L
= 150Ω, T
A
= 25°C unless otherwise specified
(Continued)
LIMITS
PARAMETER
I
DIS
, ON
I
DIS
, OFF
NOTES:
1. Measured from T
MIN
to T
MAX
.
2. V
CM
= ±12.6V for V
S
= ±15V and T
A
= 25°C. V
CM
= ±2.6V for V
S
= ±5V and T
A
= 25°C.
3. The supplies are moved from ±5V to ±15V.
4. V
OUT
= ±7V for V
S
= ±15V, and V
OUT
= ±2V for V
S
= ±5V.
5. A heat sink is required to keep junction temperature below absolute maximum when an output is shorted.
6. The EL2166 will remain ENABLED if pin 8 is either left unconnected or VIH is applied to pin 8.
DESCRIPTION
DISABLE Pin Input Current, Pin 8 = +5V
DISABLE Pin Input Current, Pin 8 = 0V
CONDITIONS
TEMP
25°C
25°C
-150
MIN
TYP
70
-60
MAX
150
UNITS
µA
µA
Closed-Loop AC Electrical Specifications
PARAMETER
BW
DESCRIPTION
-3dB Bandwidth (Note 1)
V
S
= ±15V, A
V
= +2, R
F
= 560Ω, R
L
= 150Ω, T
A
= 25°C unless otherwise noted
LIMITS
CONDITIONS
V
S
= ±15V, A
V
= +2
V
S
= ±15V, A
V
= +1
V
S
= ±5V, A
V
= +2
V
S
= ±5V, A
V
= +1
MIN
TYP
110
115
95
100
1000
1500
3.2
4.3
V
OUT
= ±500mV
V
OUT
= ±10V
A
V
= ±1, R
L
= 1k
7
35
MAX
UNITS
MHz
MHz
MHz
MHz
V/µs
ns
ns
%
ns
SR
t
R
, t
F
t
PD
OS
t
S
Slew Rate (Note 1)(Note 2)
Rise Time, Fall Time (Note 1)
Propagation Delay (Note 1)
Overshoot (Note 1)
0.1% Settling Time (Note 1)
R
L
= 400Ω
V
OUT
= ±500mV
dG
Differential Gain (Note 1)(Note 3)
R
L
= 150Ω, V
S
= ±15V
R
L
= 150Ω, V
S
= ±5V
R
L
= 500Ω, V
S
= ±15V
R
L
= 500Ω, V
S
= 5V
0.025
0.05
0.01
0.01
0.04
0.02
0.01
0.01
75
%
%
%
%
deg (°)
deg (°)
deg (°)
deg (°)
ns
dP
Differential Phase (Note 1)(Note 3)
R
L
= 150Ω, V
S
= ±15V
R
L
= 150Ω, V
S
= ±5V
R
L
= 500Ω, V
S
= ±15V
R
L
= 500Ω, V
S
= 5V
t
DIS
NOTES:
Disable/Enable Time (Note 4)
1. All AC tests are performed on a “warmed up” part, except for Slew Rate, which is pulse tested.
2. Slew Rate is with V
OUT
from +10V to -10V and measured at the 25% and 75% points.
3. DC offset from -0.714V through +0.714V, AC amplitude 286 mV
P-P
, f = 3.58MHz.
4. Disable/Enable time is defined as the time from when the logic signal is applied to the DISABLE pin to when the output voltage has gone 50%
京公网安备 11010802033920号
EEWORLD
