EEWORLDEEWORLDEEWORLD

Part Number

Search

80D222P050JB5D

Description
Aluminum Electrolytic Capacitors - Snap In SNAP LOCK ALUMINUM
CategoryPassive components   
File Size98KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

80D222P050JB5D Online Shopping

Suppliers Part Number Price MOQ In stock  
80D222P050JB5D - - View Buy Now

80D222P050JB5D Overview

Aluminum Electrolytic Capacitors - Snap In SNAP LOCK ALUMINUM

80D222P050JB5D Parametric

Parameter NameAttribute value
Product CategoryAluminum Electrolytic Capacitors - Snap In
ManufacturerVishay
RoHSNo
Capacitance2200 uF
Voltage Rating DC50 VDC
Tolerance- 10 %, + 30 %
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Diameter25 mm
Length30 mm
Lead Spacing10 mm
Life2000 Hour
PackagingBulk
ProductAluminum Electrolytic Capacitors
Factory Pack Quantity200
Termination StyleSnap In
80D
www.vishay.com
Vishay Sprague
Aluminum Capacitors
+85 °C, Snap-In
FEATURES
• Useful life: 2000 h at +85 °C
• General purpose
• Polarized aluminum electrolytic capacitors,
non-solid electrolyte
• High ripple capability
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
QUICK REFERENCE DATA
DESCRIPTION
Nominal case size
Ø D x L in inches (mm)
Operating temperature
Rated capacitance
range, C
R
Tolerance on C
R
Rated voltage range, U
R
Termination
Life validation test
2000 h at 85 °C
VALUE
1.38 x 3.15 (35.0 x 80.0)
-40 °C to +85 °C
82 μF to 56 000 μF
-10 %, +30 %
6.3 WV
DC
to 250 WV
DC
Snap mount
CAP 
15 % from initial
measurement.
ESR 
1.5 x initial specified limit.
DCL 
initial specified limit
CAP 
15 % from initial
measurement.
ESR 
1.3 x initial specified limit.
DCL 
2 x initial specified limit
I = k CV
k = 4.0 at +25 °C
I in μA, C in μF, V in Volts
RIPPLE CURRENT MULTIPLIERS
TEMPERATURE
AMBIENT TEMPERATURE
-55 °C
-65 °C
-75 °C
-85 °C
FREQUENCY (Hz)
WV
DC
0 to 49
50 to 199
200 to 250
50 TO 60
0.85
0.83
0.80
300 TO 1000
1.10
1.15
1.30
1000 AND UP
1.15
1.20
1.40
MULTIPLIERS
2.0
1.7
1.4
1.0
Shelf life
500 h at 85 °C
ESL (TYPICAL VALUES AT 1 MHz TO 10 MHz)
Nominal
Diameter
Typical
ESL (nH)
0.984
(25.0)
8.0
1.18
(30.0)
10.0
1.38
(35.0)
12.0
DC leakage current
DIMENSIONS
in inches (millimeters)
CASE
CODE
JA
JB
JC
JD
JE
KA
KB
KC
DIAMETER
D + 0.039 / - 0 (+ 1.0 / - 0)
1.00 (25.0)
1.00 (25.0)
1.00 (25.0)
1.00 (25.0)
1.00 (25.0)
1.18 (30.0)
1.18 (30.0)
1.18 (30.0)
LENGTH
L ± 0.079 (2.0)
1.00 (25.0)
1.18 (30.0)
1.38 (35.0)
1.57 (40.0)
2.00 (50.0)
1.00 (25.0)
1.18 (30.0)
1.38 (35.0)
CASE
CODE
KD
KE
MB
MC
MD
ME
MF
MG
DIAMETER
D + 0.039 / - 0 (+ 1.0 / - 0)
1.18 (30.0)
1.18 (30.0)
1.38 (35.0)
1.38 (35.0)
1.38 (35.0)
1.38 (35.0)
1.38 (35.0)
1.38 (35.0)
LENGTH
L ± 0.079 (2.0)
1.57 (40.0)
2.00 (50.0)
1.18 (30.0)
1.38 (35.0)
1.57 (40.0)
2.00 (50.0)
2.50 (63.0)
3.18 (80.0)
Revision: 20-Jul-16
Document Number: 42060
1
For technical questions, contact:
aluminumcaps4@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
How to write a Camera application based on DirectShow technology under WINCE60? Just like the camera application made on PC through DirectShow technology, it can browse and take pictures
How to write a Camera application based on DirectShow technology under WINCE60? Just like the camera application made on PC through DirectShow technology, it can browse and take pictures....
5151515151 Embedded System
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration Technology
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration TechnologyClick here to enter the live broadcastLive broadcast time: 10:00-11:30 am,...
EEWORLD社区 FPGA/CPLD
What are the development software of Xilinx?
Dear experts, I would like to ask, what are the software for developing Xilinx? Do they have commands to keep the specified reg from being optimized? ?...
eeleader FPGA/CPLD
Schematic diagram - How does this circuit achieve the self-locking function of the switch?
[i=s]This post was last edited by Plakatu on 2022-3-4 09:08[/i]The circuit is as shown above. Note: The switch is a touch switch and has no self-locking function. *************************************...
普拉卡图 Analog electronics
Power group matching table
[i=s] This post was last edited by dontium on 2015-1-23 13:24 [/i] Resistance matching table...
linming123 Analogue and Mixed Signal
Italian system, garbled characters
Italian system, garbled characters. It should be that the characters are not supported. How can I add supported characters on PB?...
fdds Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1894  382  2201  315  2613  39  8  45  7  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号