LH5496H-80 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > LH5496H-80

Preview

LH5496H-80: DescriptionCMOS 512 X 9 FIFO; File Size140KB，16 Pages; ManufacturerSHARP; Websitehttp://sharp-world.com/products/device/

Download Datasheet View All

LH5496H-80 Overview

CMOS 512 X 9 FIFO

Preview

Download Datasheet

View All

LH5496/96H

FEATURES

•

Fast Access Times:

15 */20/25/35/50/65/80 ns

•

Full CMOS Dual Port Memory Array

•

Fully Asynchronous Read and Write

•

Expandable-in Width and Depth

•

Full, Half-Full, and Empty Status Flags

•

Read Retransmit Capability

•

TTL Compatible I/O

•

Packages:

28-Pin, 300-mil PDIP

28-Pin, 600-mil PDIP

32-Pin PLCC

•

Pin and Functionally Compatible with IDT7201

FUNCTIONAL DESCRIPTION

The LH5496/96H are dual port memories with internal

addressing to implement a First-In, First-Out algorithm.

Through an advanced dual port architecture, they provide

fully asynchronous read/write operation. Empty, Full, and

Half-Full status flags are provided to prevent data over-

flow and underflow. In addition, internal logic provides for

unlimited expansion in both word size and depth.

Read and write operations automatically access se-

quential locations in memory in that data is read out in the

same order that it was written, that is on a First-In,

First-Out basis. Since the address sequence is internally

predefined, no external address information is required

for the operation of this device. A ninth data bit is provided

for parity or control information often needed in commu-

nication applications.

Empty, Full, and Half-Full status flags monitor the

extent to which data has been written into the FIFO, and

prevent improper operations (i.e., Read if the FIFO is

empty, or Write if the FIFO is full). A retransmit feature

resets the Read address pointer to its initial position,

thereby allowing repetitive readout of the same data.

Expansion In and Expansion Out pins implement an

expansion scheme that allows individual FIFOs to be

cascaded to greater depth without incurring additional

latency (bubblethrough) delays.

* LH5496 only.

CMOS 512

9 FIFO

PIN CONNECTIONS

28-PIN PDIP

FL/RT

XO/HF

5496-1D

TOP VIEW

Figure 1. Pin Connections for PDIP Packages

32-PIN PLCC

TOP VIEW

32 31 30

FL/RT

XO/HF

14 15 16 17 18 19 20

5496-2D

Figure 2. Pin Connections for PLCC Package

Recommended Resources

Measuring circuit for differential transformer

AD8202 two-stage system structure application circuit diagram

Single timer integrated circuit that generates square wave tone pulses

frequency shift keying modulator

Rectifier circuit assembled with light-emitting diodes

JJlB-11～75/380-1/2 type auto-coupling step-down starter circuit

About the connection between stm32 and spc3: Moderator, when connecting SPC and STM32, do I need to connect an inverter from nadv to AlE?...; yang3509771 stm32/stm8

【TI's First Low Power Design Competition】Sacq's Wolverine (1): Unboxing and showing off: I received the Wolverine MSP430FR59679 development board two days ago. What a surprise! I took advantage of the good weather today to show it off here. Wolverine is comingTogether with the partners wh...; sacq Microcontroller MCU

Computer hosts also have electromagnetic radiation: When people buy computers, they often fall into the misunderstanding of "favoring one over the other", thinking that if they buy an LCD monitor, they will be away from electromagnetic radiation. In fa...; JasonYoo RF/Wirelessly

Looking for a low frequency voltage controlled oscillator: The controlled frequency is 0.56M～2.8MHz. It would be nice to give me some directions. [[i] This post was last edited by PCB on 2012-9-26 20:55[/i]]...; PCB板 Analog electronics

Which great friend has information about visual building doorbell?: I would like to ask the experts to give me some wiring diagrams and schematic diagrams of the community video intercom doorbell. Thank you very much...; 佟维新 Industrial Control Electronics

Problems with using superheterodyne wireless modules: When transmitting PPM data on a superheterodyne wireless module, it is found that the first low level of each data is jittered severely, and the width of other low levels also increases. What is the c...; zhenshuibian RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components