EEWORLDEEWORLDEEWORLD

Part Number

Search

LH5496HU-50

Description
CMOS 512 X 9 FIFO
File Size140KB,16 Pages
ManufacturerSHARP
Websitehttp://sharp-world.com/products/device/
Download Datasheet View All

LH5496HU-50 Overview

CMOS 512 X 9 FIFO

LH5496/96H
FEATURES
Fast Access Times:
15 */20/25/35/50/65/80 ns
Full CMOS Dual Port Memory Array
Fully Asynchronous Read and Write
Expandable-in Width and Depth
Full, Half-Full, and Empty Status Flags
Read Retransmit Capability
TTL Compatible I/O
Packages:
28-Pin, 300-mil PDIP
28-Pin, 600-mil PDIP
32-Pin PLCC
Pin and Functionally Compatible with IDT7201
FUNCTIONAL DESCRIPTION
The LH5496/96H are dual port memories with internal
addressing to implement a First-In, First-Out algorithm.
Through an advanced dual port architecture, they provide
fully asynchronous read/write operation. Empty, Full, and
Half-Full status flags are provided to prevent data over-
flow and underflow. In addition, internal logic provides for
unlimited expansion in both word size and depth.
Read and write operations automatically access se-
quential locations in memory in that data is read out in the
same order that it was written, that is on a First-In,
First-Out basis. Since the address sequence is internally
predefined, no external address information is required
for the operation of this device. A ninth data bit is provided
for parity or control information often needed in commu-
nication applications.
Empty, Full, and Half-Full status flags monitor the
extent to which data has been written into the FIFO, and
prevent improper operations (i.e., Read if the FIFO is
empty, or Write if the FIFO is full). A retransmit feature
resets the Read address pointer to its initial position,
thereby allowing repetitive readout of the same data.
Expansion In and Expansion Out pins implement an
expansion scheme that allows individual FIFOs to be
cascaded to greater depth without incurring additional
latency (bubblethrough) delays.
* LH5496 only.
NC
CMOS 512
×
9 FIFO
PIN CONNECTIONS
28-PIN PDIP
W
D
8
D
3
D
2
D
1
D
0
XI
FF
Q
0
Q
1
Q
2
Q
3
Q
8
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
D
4
D
5
D
6
D
7
FL/RT
RS
EF
XO/HF
Q
7
Q
6
Q
5
Q
4
R
5496-1D
TOP VIEW
Figure 1. Pin Connections for PDIP Packages
V
CC
32-PIN PLCC
TOP VIEW
D
3
D
8
4
D
2
D
1
D
0
XI
FF
Q
0
Q
1
NC
Q
2
5
6
7
8
9
10
11
12
13
3
2
1
32 31 30
29
28
27
26
25
24
23
22
21
D
6
D
7
NC
FL/RT
RS
EF
XO/HF
Q
7
Q
6
14 15 16 17 18 19 20
Q
4
D
4
V
SS
NC
Q
3
Q
8
Q
5
R
D
5
W
5496-2D
Figure 2. Pin Connections for PLCC Package
1
Please explain the detailed circuit process of the switch control driven by the LED flashlight (high-power chip)
Thank you very much for the guidance. I am learning this. Thank you!...
meeagle Microchip MCU
Altera's timing constraints
There is a 62.5Mhz clock clk_62M. I use the statement assign clk_62M_inv = ~clk_62M; to generate an inverse clock. The period of the clocks clk_62M and clk_62M_inv is 16ns. I want to constrain the ris...
lzxylwq FPGA/CPLD
A table showing the characteristics of several lightning protection components
A table showing the characteristics of several lightning protection components...
qwqwqw2088 Analogue and Mixed Signal
2440 streaming camera driver recording
I would like to ask, when using a 2440 streaming camera to drive recording, how can I determine in the application that a frame of data has been collected, so that I can read the data and then read th...
amu08 Embedded System
Pin status during FPGA configuration (repost)
Most of the answers are: when configuring, all pins are in Z state by default. Is this statement correct? Let me talk about the situation of several new products I use. Project background: switch sign...
eeleader FPGA/CPLD
769DISCO is in hand, roll up your sleeves and get to work, EEWORLD DIY Part 1
I am not a rich man, I live in poverty, but I received the coveted STM32F769DISCOVERY (what? Some forum friends were shocked, you dreamed of a garbage ST?), this express came from the heart of the mot...
lcofjp DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 107  596  1305  98  1867  3  12  27  2  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号