NG80960JT-75 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> NG80960JT-75

NG80960JT-75: Description32-BIT, 100 MHz, RISC PROCESSOR, PQFP132; CategoryThe embedded processor and controller Microcontrollers and processors; File Size642KB，77 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric View All

NG80960JT-75 Overview

32-BIT, 100 MHz, RISC PROCESSOR, PQFP132

NG80960JT-75 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	QFP
package instruction	BQFP, SPQFP132,1.1SQ
Contacts	132
Reach Compliance Code	compli
Is Samacsys	N
Other features	OPERATING CASE TEMPERATURE 0 TO 100 C
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	25 MHz
External data bus width	32
Format	FIXED POINT
Integrated cache	YES
JESD-30 code	S-PQFP-G132
JESD-609 code	e0
length	24.13 mm
low power mode	YES
Number of terminals	132
Package body material	PLASTIC/EPOXY
encapsulated code	BQFP
Encapsulate equivalent code	SPQFP132,1.1SQ
Package shape	SQUARE
Package form	FLATPACK, BUMPER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3,3.3/5 V
Certification status	Not Qualified
Maximum seat height	4.57 mm
speed	75 MHz
Maximum slew rate	450 mA
Maximum supply voltage	3.45 V
Minimum supply voltage	3.15 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	24.13 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC
Base Number Matches	1

Preview

Download Datasheet

View All

80960JA/JF/JD/JT 3.3 V EMBEDDED

32-BIT MICROPROCESSOR

Advance Information Datasheet

Product Features

Pin/Code Compatible with all 80960Jx

Processors

High-Performance Embedded Architecture

—One Instruction/Clock Execution

—Core Clock Rate is:

80960JA/JF 1x the Bus Clock

80960JD 2x the Bus Clock

80960JT 3x the Bus Clock

—Load/Store Programming Model

—Sixteen 32-Bit Global Registers

—Sixteen 32-Bit Local Registers (8 sets)

—Nine Addressing Modes

—User/Supervisor Protection Model

Two-Way Set Associative Instruction

Cache

—80960JA - 2 Kbyte

—80960JF/JD - 4 Kbyte

—80960JT - 16 Kbyte

—Programmable Cache-Locking

Mechanism

Direct Mapped Data Cache

—80960JA - 1 Kbyte

—80960JF/JD - 2 Kbyte

—80960JT - 4 Kbyte

—Write Through Operation

On-Chip Stack Frame Cache

—Seven Register Sets Can Be Saved

—Automatic Allocation on Call/Return

—0-7 Frames Reserved for High-Priority

Interrupts

On-Chip Data RAM

—1 Kbyte Critical Variable Storage

—Single-Cycle Access

3.3 V Supply Voltage

—5 V Tolerant Inputs

—TTL Compatible Outputs

High Bandwidth Burst Bus

—32-Bit Multiplexed Address/Data

—Programmable Memory Configuration

—Selectable 8-, 16-, 32-Bit Bus Widths

—Supports Unaligned Accesses

—Big or Little Endian Byte Ordering

High-Speed Interrupt Controller

—31 Programmable Priorities

—Eight Maskable Pins plus NMI

—Up to 240 Vectors in Expanded Mode

Two On-Chip Timers

—Independent 32-Bit Counting

—Clock Prescaling by 1, 2, 4 or 8

—lnternal Interrupt Sources

Halt Mode for Low Power

IEEE 1149.1 (JTAG) Boundary Scan

Compatibility

Packages

—132-Lead Pin Grid Array (PGA)

—132-Lead Plastic Quad Flat Pack

(PQFP)

—196-Ball Mini Plastic Ball Grid Array

(MPBGA)

Notice:

This document contains information on products in the sampling and initial production

phases of development. The specifications are subject to change without notice. Verify with your

local Intel sales office that you have the latest datasheet before finalizing a design.

Order Number: 273159-001

March, 1998

80960JA/JF/JD/JT 3.3 V Microprocessor

Contents

1.0

2.0

Introduction

.................................................................................................................. 7

80960Jx Overview

...................................................................................................... 7

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

80960 Processor Core .......................................................................................... 9

Burst Bus.............................................................................................................10

Timer Unit............................................................................................................10

Priority Interrupt Controller ..................................................................................10

Instruction Set Summary .....................................................................................11

Faults and Debugging .........................................................................................11

Low Power Operation..........................................................................................11

Test Features ......................................................................................................12

Memory-Mapped Control Registers ....................................................................12

Data Types and Memory Addressing Modes ......................................................12

Pin Descriptions ..................................................................................................16

3.1.1 Functional Pin Definitions.......................................................................16

3.1.2 80960Jx 132-Lead PGA Pinout..............................................................22

3.1.3 80960Jx 132-Lead PQFP Pinout............................................................26

3.1.4 80960Jx 196-Ball MPBGA Pinout ..........................................................29

Package Thermal Specifications .........................................................................34

Thermal Management Accessories.....................................................................38

3.3.1 Heatsinks................................................................................................38

Absolute Maximum Ratings.................................................................................39

Operating Conditions...........................................................................................39

Connection Recommendations ...........................................................................40

VCC5 Pin Requirements (VDIFF) .......................................................................40

VCCPLL Pin Requirements.................................................................................41

DC Specifications ................................................................................................42

AC Specifications ................................................................................................44

4.7.1 AC Test Conditions and Derating Curves ..............................................47

4.7.2 AC Timing Waveforms ...........................................................................52

Basic Bus States .................................................................................................68

Boundary-Scan Register .....................................................................................69

3.0

Package Information

...............................................................................................14

3.1

3.2

3.3

4.0

Electrical Specifications

........................................................................................39

4.1

4.2

4.3

4.4

4.5

4.6

4.7

5.0

Bus Functional Waveforms

..................................................................................58

5.1

5.2

6.0

7.0

Device Identification

...............................................................................................74

Revision History

.......................................................................................................77

Advance Information Datasheet

80960JA/JF/JD/JT 3.3 V Microprocessor

Figures

80960Jx Microprocessor Package Options...........................................................7

80960Jx Block Diagram ........................................................................................9

132-Lead Pin Grid Array Bottom View - Pins Facing Up.....................................22

132-Lead Pin Grid Array Top View - Pins Facing Down .....................................23

132-Lead PQFP - Top View ................................................................................26

196-Ball Mini Plastic Ball Grid Array Bottom View - Balls Facing Up ..................29

196-Ball Mini Plastic Ball Grid Array Top View - Balls Facing Down ..................30

VCC5 Current-Limiting Resistor ..........................................................................40

VCCPLL Lowpass Filter ......................................................................................41

AC Test Load ......................................................................................................47

Output Delay or Hold vs. Load Capacitance .......................................................48

vs. AD Bus Load Capacitance......................................................................48

80960JA/JF I

Active (Power Supply) vs. Frequency .......................................49

80960JA/JF I

Active (Thermal) vs. Frequency ................................................49

80960JD I

Active (Power Supply) vs. Frequency............................................50

80960JD I

Active (Thermal) vs. Frequency.....................................................50

80960JT I

Active (Power Supply) vs. Frequency ...........................................51

80960JT I

Active (Thermal) vs. Frequency .....................................................51

CLKIN Waveform ................................................................................................52

OV1

Output Delay Waveform .............................................................................52

Output Float Waveform................................................................................53

IS1

and T

IH1

Input Setup and Hold Waveform ...................................................53

IS2

and T

IH2

Input Setup and Hold Waveform ...................................................53

IS3

and T

IH3

Input Setup and Hold Waveform ...................................................54

IS4

and T

IH4

Input Setup and Hold Waveform ...................................................54

, T

LXL

and T

LXA

Relative Timings Waveform.................................................55

DT/R and DEN Timings Waveform .....................................................................55

TCK Waveform....................................................................................................56

BSIS1

and T

BSIH1

Input Setup and Hold Waveforms .........................................56

BSOV1

and T

BSOF1

Output Delay and Output Float Waveform..........................56

BSOV2

and T

BSOF2

Output Delay and Output Float Waveform..........................57

BSIS2

and T

BSIH2

Input Setup and Hold Waveform ...........................................57

Non-Burst Read and Write Transactions Without Wait States, 32-Bit Bus .........58

Burst Read and Write Transactions Without Wait States, 32-Bit Bus .................59

Burst Write Transactions With 2,1,1,1 Wait States, 32-Bit Bus...........................60

Burst Read and Write Transactions Without Wait States, 8-Bit Bus ...................61

Burst Read and Write Transactions With 1, 0 Wait States and

Extra Tr State on Read, 16-Bit Bus .....................................................................62

Double Word Read Bus Request, Misaligned One Byte From

Quad Word Boundary, 32-Bit Bus, Little Endian .................................................63

HOLD/HOLDA Waveform For Bus Arbitration ....................................................64

Cold Reset Waveform .........................................................................................65

Warm Reset Waveform .......................................................................................66

Entering the ONCE State ....................................................................................67

Bus States with Arbitration ..................................................................................68

Summary of Aligned and Unaligned Accesses (32-Bit Bus) ...............................72

Summary of Aligned and Unaligned Accesses (32-Bit Bus) (Continued) ...........73

80960JT Device Identification Register...............................................................74

80960JD Device Identification Register ..............................................................75

80960JA/JF Device Identification Register .........................................................76

Advance Information Datasheet

80960JA/JF/JD/JT 3.3 V Microprocessor

Tables

80960Jx Instruction Set.......................................................................................13

Pin Description Nomenclature.............................................................................16

Pin Description — External Bus Signals .............................................................17

Pin Description — Processor Control Signals, Test Signals and Power .............20

Pin Description — Interrupt Unit Signals .............................................................21

132-Lead PGA Pinout — In Signal Order............................................................24

132-Lead PGA Pinout — In Pin Order ................................................................25

132-Lead PQFP Pinout — In Signal Order .........................................................27

132-Lead PQFP Pinout — In Pin Order ..............................................................28

196-Ball MPBGA Pinout — In Signal Order ........................................................31

196-Ball MPBGA Pinout — In Pin Order .............................................................33

132-Lead PGA Package Thermal Characteristics...............................................35

196-Ball MPBGA Package Thermal Characteristics ...........................................35

132-Lead PQFP Package Thermal Characteristics ............................................36

Maximum T

at Various Airflows in °C (80960JT) ...............................................36

Maximum T

at Various Airflows in °C (80960JD) ..............................................37

Maximum T

at Various Airflows in °C (80960JA/JF)..........................................37

Absolute Maximum Ratings.................................................................................39

80960Jx Operating Conditions ............................................................................39

VDIFF Parameters ..............................................................................................40

80960Jx DC Characteristics................................................................................42

80960Jx I

Characteristics................................................................................42

80960Jx AC Characteristics ................................................................................44

Note Definitions for Table 23, 80960Jx AC Characteristics (pg. 44) ...................47

Boundary-Scan Register Bit Order......................................................................69

Natural Boundaries for Load and Store Accesses ..............................................70

Summary of Byte Load and Store Accesses.......................................................70

Summary of Short Word Load and Store Accesses............................................70

Summary of n-Word Load and Store Accesses (n = 1, 2, 3, 4)...........................71

80960Jx Device Type and Stepping Reference ..................................................74

Fields of 80960JT Device ID ...............................................................................75

80960JT Device ID Model Types ........................................................................75

Fields of 80960JD Device ID...............................................................................76

80960JD Device ID Model Types........................................................................76

Fields of 80960JA/JF Device ID ..........................................................................77

80960JA/JF Device ID Model Types ...................................................................77

Data Sheet Revision History ...............................................................................77

Advance Information Datasheet

Recommended Resources

Cathode output tube power amplifier circuit

Function generator that can work stably under low frequency conditions

Optocoupler operational amplifier linear coupling circuit

Several wireless microphone circuits

Field effect liquid crystal power converter circuit

Ultrasonic ranging circuit

Live Review: Renesas Electronics R-Car Advanced Driver Assistance System Solution: Live broadcast time: September 22 (Thursday) 10:00-11:30 a.m.Live broadcast topic: Renesas Electronics R-Car Advanced Driver Assistance System SolutionPresentation document: Click here to downloadWatc...; EEWORLD社区 Automotive Electronics

SMARTi 3G's in-depth report: Single-chip six-band CMOS RF transceiver enhances your understanding of UMTS: This paper discusses the use of PIC16FExample of designing a circuit for implementing a smart passive keyless entry (PKE) transponder using a 639 MCU . To make a passive keyless entry (PKE) system wor...; JasonYoo RF/Wirelessly

Chinese information about MSP430: These are Chinese materials about MSP430, share with friends! —————————————————————————————————————————————— Mangmangcao has packaged it: [url=https://bbs.eeworld.com.cn/thread-73022-1-2.html][color=#...; 忙忙草 Microcontroller MCU

LED lighting design for the World Expo China Pavilion: :)...; guangqiji Power technology

Audio codec ground processing: Recently, when debugging an audio codec, a noise interference problem occurred. When there is no signal input, when the volume is increased to the maximum, a needle squeaking sound can be clearly hear...; audioapp PCB Design

Encyclopedia_of_Electronic_1000_Circuits——1000 Examples of Circuit Design: Encyclopedia_of_Electronic_1000_Circuits[/size][/font][/color][font=Helvetica, Tahoma, Arial, sans-serif][color=#333333][size=12px]——1000 Examples of Circuit Design[/size][/color][/font] [color=#33333...; chen8710 TI Technology Forum

The US-China trade war is dragging down these tech giants

The Sino-US trade war has already started. Trump's series of actions have had a negative impact on the global economy, such as increasing tariffs on Chinese companies and restricting domestic compa...[Details]
Why this Tsinghua professor said that domestic AI chips lack "sacrifice" opportunities the most

"Originally, there are many people who can design very good chips , but the market does not give domestic chips the opportunity to iterate, and domestic companies cannot give engine...[Details]
STM32F4 (SRAM debugging)

1. Purpose Since the number of times the STM32 FLASH can be erased and written is limited, in order to protect our FLASH and extend the use time of the MCU, we can debug on the SRAM. SRAM is a ...[Details]
STM32F4(KEY)

In the actual project development process, hardware circuits often need to be modified, and the modified parts need to modify the driver. Thinking about the coming and going of such requirements is t...[Details]
stm32f4 uses Systick to achieve delay

Using Systick timer to achieve delay 1. SysTick timer characteristics The SysTick timer is a 24-bit down counter, that is, when vlue is decremented to 0, an interrupt is triggered and the load va...[Details]
Is the “Chinese Chip” that Alibaba is going to make the one that can save China?

In simple terms, high-end chips solve many complex problems, mid-range chips solve a single complex problem, and low-end chips solve a simple problem. Let's learn more about the relevant content wi...[Details]
STM32F407 and LAN8720 debug log (1)

LAN8720 test code arrangement 1. Modified based on two projects, namely "Experiment 55 Network Communication Experiment" of Zhengdian Atom ATK and "STSW-STM32070" routine of ST official The hardware ...[Details]
Photovoltaic industry receives another policy blessing bag, and the future development path points to intelligence

Recently, the "Smart Photovoltaic Industry Development Action Plan (2018-2020)" jointly issued by six departments has put this concept on the forefront. Photovoltaic smart solutions will become the ne...[Details]
Embedded Hardware Design 02-Does the power supply need to be isolated?

When designing a product, if the application environment's requirements for power isolation are not considered, the product will be unstable due to improper design, and even high voltage may damage t...[Details]
Huawei Cloud, does it feel good to run?

I slightly changed the lyrics of Yu Quan's song "Running", which seems to be a reflection of the current state of Huawei Cloud . At the annual Huawei Analyst Conference held on April 17, Zh...[Details]
Tianma: LTPS ranks first in market share, embracing the era of Internet of Things

Since China began to try to produce panels independently in 1998, in 2018, China's panel industry has gradually upgraded from a marginal industry to the largest production scale. Especially in the ...[Details]
Epson's 10-year journey in AR

The F1 racetrack is roaring with engines, and a fierce F1 race is about to begin. I am not a fan of racing cars, and I have nothing to do with this world, but I spent a special day here because...[Details]
MSP430 Study Notes 6- Dynamic Digital Tube Display

I rewrote the main part of this program. The program uses the watchdog as a normal timer and scans the digital tubes in the watchdog interrupt. In addition, I added a display buffer. If you want to d...[Details]
The most comprehensive ADAS functions

From the functional classification, it can be divided into: 1. Active control ADAS: ACC/AEB/LKS, etc. 2. Warning ADAS: FCW/LDW/PCW, etc. 3. Other auxiliary ADAS: BSD/ADB/panora...[Details]
Lenovo’s “5G Voting” incident: what does Liu Chuanzhi say in his internal letter?

On May 16, in response to the public opinion storm caused by Lenovo's " 5G voting" incident, Lenovo Holdings Chairman and Lenovo Group Founder Liu Chuanzhi, Lenovo Gr...[Details]

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components