EEWORLDEEWORLDEEWORLD

Part Number

Search

N74F199N

Description
8-bit parallel-access shift register
Categorylogic    logic   
File Size64KB,8 Pages
ManufacturerPhilips Semiconductors (NXP Semiconductors N.V.)
Websitehttps://www.nxp.com/
Download Datasheet Parametric Compare View All

N74F199N Overview

8-bit parallel-access shift register

N74F199N Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerPhilips Semiconductors (NXP Semiconductors N.V.)
package instructionDIP, DIP24,.3
Reach Compliance Codeunknow
JESD-30 codeR-PDIP-T24
JESD-609 codee0
Maximum Frequency@Nom-Su70000000 Hz
Number of digits8
Number of functions1
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Philips Semiconductors FAST Products
Product specification
8-bit parallel-access shift register
74F199
FEATURES
Buffered clock and control inputs
Shift right and parallel load capability
Fully synchronous data transfers
J-K(D) inputs to first stage
Clock enable for hold (do nothing) mode
Asynchronous Master Reset
DESCRIPTION
The 74F199 is an 8-bit Parallel Access Shift Register and its
functional characteristics are indicated in the Logic Diagram and
Function Table. The device is useful in a variety of shifting, counting
and storage applications. It performs serial, parallel, serial-to-parallel,
or parallel–to-serial data transfers at very high speeds.
The 74F199 operates in two primary modes: shift right (Q0→Q1)
and parallel load, which are controlled by the state of the Parallel
Enable (PE) input. Serial data enters the first flip-flop (Q0) via the J
and K inputs when the PE input is High, and is shifted one bit in the
direction Q0→Q1→Q2 following each Low-to-High clock transition.
The J and K inputs provide the flexibility of the J-K type input for
special applications, and by tying the two together the simple D-type
input is made for general applications.
The device appears as eight common clocked D flip-flops when the
PE input is Low. After the Low-to-High clock transition, data on the
parallel inputs (D0–D7) is transferred to the respective Q0–Q7
outputs.
All parallel and serial data transfers are synchronous, occurring after
each Low-to-High clock transition. The 74F199 utilizes
edge-triggered, therefore there is no restriction on the activity of the
J, K, Dn, and PE inputs for logic operation, other than the setup and
hold time requirements.
A Low on the Master Reset (MR) input overrides all other inputs and
clears the register asynchronously forcing all bit positions to a Low
state.
PIN CONFIGURATION
K 1
J
D0
Q0
D1
Q1
D2
Q2
D3
2
3
4
5
6
7
8
9
24 V
CC
23 PE
22 D7
21 Q7
20 D6
19 Q6
18 D5
17 Q5
16 D4
15 Q4
14 MR
13 CP
Q3 10
CE 11
GND 12
SF00152
TYPE
74F199
TYPICAL f
MAX
95MHz
TYPICAL
SUPPLY CURRENT
(TOTAL)
70mA
ORDERING INFORMATION
DESCRIPTION
24-pin plastic slim DIP
(300mil)
24-pin plastic SOL
COMMERCIAL RANGE
V
CC
= 5V
±10%,
T
amb
= 0°C to +70°C
N74F199N
N74F199D
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
D0–D7
J, K
PE
CE
DP
MR
Q0–Q7
DESCRIPTION
Parallel data inputs
J and K inputs
Parallel Enable input
Clock Enable input
Clock Pulse inputs (Active rising edge)
Master Reset input (Active Low)
Data outputs
74F (U.L.) HIGH/LOW
1.0/1.0
1.0/1.0
1.0/1.0
1.0/1.0
1.0/1.0
1.0/1.0
50/33
LOAD VALUE HIGH/LOW
20µA/0.6mA
20µA/0.6mA
20µA/0.6mA
20µA/0.6mA
20µA/0.6mA
20µA/0.6mA
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.
June 15, 1988
1
853–0082 93568

N74F199N Related Products

N74F199N 74F199
Description 8-bit parallel-access shift register 8-bit parallel-access shift register
Technical Features of USB3.0
Technical Features of USB3.0Author: Date: 2010-07-16 Source: Electronics WorldKeywords:USB3.0transmission speeddual busWhat is the transfer speed of USB 3.0 ? The transmission speed  of USB 2.0 is 480...
安_然 Analog electronics
DIY the simplest beetle robot (photos)
We are DIY experts. If we have never made a decent modification, it would be embarrassing to tell others about it! Therefore, I will teach you how to make a simple beetle robot. Even those who have no...
呱呱 Robotics Development
I have received the Operational Amplifier Noise Optimization Handbook.
[i=s]This post was last edited by dontium on 2015-1-23 11:34[/i] I also received the book this morning, from Dangdang. The book is of very good quality, and the printing quality is also very high. It ...
zca123 Analogue and Mixed Signal
Subverting traditional TVs, TI DLP technology helps XGIMI innovate screenless display technology
[color=#3e3e3e][font=微软雅黑]In recent years, various small energy-saving display applications based on TI DLP technology have attracted more and more attention from the market, mainly including screenle...
maylove DSP and ARM Processors
MCU programming experience
Experience 1: Use "software trap + program password" to deal with the flying of PC pointer. When the CPU is disturbed by the outside world, sometimes the PC pointer will fly to another program segment...
探路者 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1189  468  443  2796  28  24  10  9  57  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号