IDT71V67803S133BGGI datasheet, PDF

Datasheet> All Categories > storage> IDT71V67803S133BGGI

IDT71V67803S133BGGI: Description256K X 36 CACHE SRAM, 4.2 ns, PQFP100; Categorystorage; File Size515KB，23 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

IDT71V67803S133BGGI Overview

256K X 36 CACHE SRAM, 4.2 ns, PQFP100

IDT71V67803S133BGGI Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	100
Minimum operating temperature	-40 Cel
Maximum operating temperature	85 Cel
Rated supply voltage	3.3 V
Minimum supply/operating voltage	3.14 V
Maximum supply/operating voltage	3.46 V
Processing package description	14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
each_compli	Yes
EU RoHS regulations	Yes
state	Active
ccess_time_max	4.2 ns
jesd_30_code	R-PQFP-G100
jesd_609_code	e3
storage density	9.44E6 bi
Memory IC type	CACHE SRAM
memory width	36
moisture_sensitivity_level	3
Number of digits	262144 words
Number of digits	256K
operating mode	SYNCHRONOUS
organize	256KX36
Packaging Materials	PLASTIC/EPOXY
ckage_code	LQFP
packaging shape	RECTANGULAR
Package Size	FLATPACK, LOW PROFILE
serial parallel	PARALLEL
eak_reflow_temperature__cel_	260
qualification_status	COMMERCIAL
seated_height_max	1.6 mm
surface mount	YES
Craftsmanship	CMOS
Temperature level	INDUSTRIAL
terminal coating	MATTE TIN
Terminal form	GULL WING
Terminal spacing	0.6500 mm
Terminal location	QUAD
ime_peak_reflow_temperature_max__s_	30
length	20 mm
width	14 mm
dditional_feature	PIPELINED ARCHITECTURE

Preview

Download Datasheet

View All

256K X 36, 512K X 18

3.3V Synchronous SRAMs

3.3V I/O, Burst Counter

Pipelined Outputs, Single Cycle Deselect

IDT71V67603

IDT71V67803

Features

256K x 36, 512K x 18 memory configurations

Supports high system speed:

– 166MHz 3.5ns clock access time

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW byte

GW),

write enable (BWE and byte writes (BW

BWE),

BWx)

BWE

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin thin plastic quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA).

Description

The IDT71V67603/7803 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,

data, address and control registers. Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67603/7803 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-

pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165

fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5310 tbl 01

NOTE:

and

are not applicable for the IDT71V67802.

SEPTEMBER 2004

DSC-5310/06

Recommended Resources

AC-SSR application circuit c

Implementing Y-△ step-down starting control circuit using three contactors

Yanbian triangle step-down starting circuit

Oscillator circuit diagram with frequency multiplication output

Double T-type frequency selective oscillator

CMOS-HTL interface circuit

Share an example of C interrupt programming error.: [list] [*][b]Environment:[/b]Keil5 [*][b]Code[/b]： [/list] void UART0_Interrupt (void) interrupt 4 { unsigned char Byte; if(1 == RI0) { Receive_State = QueueIn(&Receive_Queue,SBUF0); RI0 = 0; } if(1 =...; zca123 Programming Basics

Learn something new! LED diodes, neon bulbs, buzzers... these common components can actually generate electricity?: We know that LED diodes can emit light, but did you know that they can generate electricity when given a light source?...; 木犯001号 Power technology

How to set the USB slave port of S3C2410 as master port?: When the development boards of various manufacturers use the S3C2410 chip, the USB has 1 master port and 1 slave port. The slave port is mainly used to download NK or other programs. Now I want to mak...; qianlongwuyong Embedded System

Urgent! Platform Builder cannot link to the library!: I use a chip that requires a specific algorithm, so I must use its own library. Now I can confirm that the library is for the wince5.0 platform and is a static library. That is, I have .lib, .pdb, and...; lpzgbd Embedded System

How to use malloc under ADS: The processor is pxa270 nor flash 64M sdram 64M. How to use malloc to apply for memory under ADS (totally used as a microcontroller, not running an operating system) Do I need to implement the malloc ...; yutong3195 Embedded System

Is the message delivered by the OK button on the dialog box in WIN CE IDOK?: In WIN CE, the message transmitted by the OK button on the dialog box is IDOK? I created two message functions in MFC, ON_MESSAGE(IDOK,ALLIDOK) and ON_MESSAGE(IDCANCEL,ALLCANCEL). I found that no matt...; koalaping Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components