EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4QV01LG-0018CDI8

CategoryPassive components   
File Size329KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4QV01LG-0018CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4QV01LG-0018CDI8 - - View Buy Now

8N4QV01LG-0018CDI8 Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
ProductVCXO
Quad-Frequency Programmable
VCXO
General Description
The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL, P, M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements.
IDT8N4QV01 REV G
DATASHEET
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order codes),
re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVDS differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps
(typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N4QV01 REV G DATA SHEET
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4QV01GCD REVISION A MARCH 11, 2014
1
©2014 Integrated Device Technology, Inc.
Basic DSP/BIOS API Call 3
9. Task Management TSK Task Management Module (1) void TSK_checkstacks (TSK_Handle oldtask, TSK_Handle newtask) (2) void TSK_checkstacks (TSK_Handle oldtask, TSK_Handle newtask) (3) void TSK_checkstac...
Jacktang DSP and ARM Processors
Microcalorimetric measurement system using thermocouple and 2182A nanovoltmeter
Microcalorimetry is used to determine energy relationships. Microcalorimetry techniques are often required when performing calorimetric experiments with small samples or slow heating rates. Microcalor...
程序天使 Test/Measurement
Qt Learning Road Chapter 47 View Selection
[p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]Selection is a common op...
兰博 Embedded System
MSP430F5529 initialization channels and pins
1.1 Initialized channels and pinstypedef enum{ADC_CH0 =BIT0, //P6.0ADC_CH1 =BIT1, //P6.1ADC_CH2 =BIT2, //P6.2ADC_CH3 =BIT3, //P6.3ADC_CH4 =BIT4, //P6.4ADC_CH5 =BIT5, //P6.5ADC_CH6 =BIT6, //P6.6ADC_CH7...
火辣西米秀 Microcontroller MCU
Can the FPGA timer automatically reload the initial value?
Control register: The first bit is CONT bit, 0 is one-time timing, 1 is repeated timing periodl and periodh registers: both are timer initial value registers, which will reload the preset timing perio...
tianma123 FPGA/CPLD
Tesla solar panel with more than 7,000 18650 batteries
Fashionable appearance, acceleration of 0-100km/h in 3.2 seconds, and a range of 440km, these are the data that Tesla Model S shows to people as a pure electric vehicle. The reason why Model S can hav...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1414  1891  2399  363  733  29  39  49  8  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号