EEWORLDEEWORLDEEWORLD

Part Number

Search

BLM21BD601SN1C

Description
Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN
CategoryAnalog mixed-signal IC    filter   
File Size271KB,14 Pages
ManufacturerMurata
Websitehttps://www.murata.com
Download Datasheet Parametric View All

BLM21BD601SN1C Overview

Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN

BLM21BD601SN1C Parametric

Parameter NameAttribute value
package instructionEIA STD PACKAGE SIZE 0805, 2 PIN
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresMONOLITHIC TYPE
Maximum DC resistance0.35 Ω
filter typeFERRITE CHIP
high0.85 mm
JESD-609 codee3
length2 mm
Manufacturer's serial numberBLM21
Installation typeSURFACE MOUNT
Number of functions1
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output impedance600 OHM Ω
method of packingBULK
physical sizeL2XB1.25XH0.85 (mm)
Rated current0.2 A
Terminal surfaceTIN
width1.25 mm
Base Number Matches1
This is the PDF file of catalog No.C31E-6
C31E6.pdf 01.5.29
BLM21 Series(2012 Size)
0.5±0.2 *2
1
2.0±0.2
1.25±0.2
*1 BLM21B222S / B272S :1.25±0.2
*2 BLM21B272S : 0.3±0.2
EIA CODE : 0805
in mm
Part Number
BLM21AG121SN1
BLM21AG151SN1
BLM21AG221SN1
BLM21AG331SN1
BLM21AG471SN1
BLM21AG601SN1
BLM21AG102SN1
BLM21AH102SN1
BLM21AJ401SN1
BLM21AJ601SN1
BLM21BB050SN1
BLM21BB600SN1
BLM21BB750SN1
BLM21BB121SN1
BLM21BB151SN1
BLM21BB201SN1
BLM21BB221SN1
BLM21BB331SN1
BLM21BB471SN1
BLM21BD121SN1
BLM21BD151SN1
BLM21BD221SN1
BLM21BD331SN1
BLM21BD421SN1
BLM21BD471SN1
BLM21BD601SN1
BLM21BD751SN1
BLM21BD102SN1
BLM21BD152SN1
BLM21BD182SN1
BLM21BD222TN1
BLM21BD222SN1
BLM21BD272SN1
BLM21PG220SN1
BLM21PG300SN1
BLM21PG600SN1
BLM21PG221SN1
BLM21PG331SN1
BLM21RK121SN1
BLM21RK221SN1
BLM21RK471SN1
BLM21RK601SN1
Impedance (at 100MHz)
(ohm)
120
±25%
150
±25%
220
±25%
330
±25%
470
±25%
600
±25%
1000
±25%
1000
±25%
400
±25%
600
±25%
5
±25%
60
±25%
75
±25%
120
±25%
150
±25%
200
±25%
220
±25%
330
±25%
470
±25%
120
±25%
150
±25%
220
±25%
330
±25%
420
±25%
470
±25%
600
±25%
750
±25%
1000
±25%
1500
±25%
1800
±25%
2200
±25%
2250 (Typ.)
2700
±25%
22 (Typ.)
30 (Typ.)
60 (Typ.)
220 (Typ.)
330 (Typ.)
120
±25%
220
±25%
470
±25%
600
±25%
Rated Current
(mA)
200
200
200
200
200
200
200
200
200
200
500
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
200
6000
3000
3000
2000
1500
200
200
200
200
DC Resistance(max.)
(ohm)
0.15
0.15
0.20
0.25
0.25
0.30
0.45
0.45
0.85
1.10
0.07
0.20
0.25
0.25
0.25
0.35
0.35
0.40
0.45
0.25
0.25
0.25
0.30
0.30
0.35
0.35
0.40
0.40
0.45
0.50
0.60
0.60
0.80
0.01
0.015
0.025
0.050
0.09
0.15
0.20
0.25
0.30
Operating Temperature Range
(°C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 85
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
Continued on the following page.
0.85±0.2 *1
41
ADC0808 design a digital voltmeter problem, no numbers are displayed
[i=s]This post was last edited by Errenyiyi on 2017-12-2 00:37[/i] [i][i][i]. . . [/i][/i][/i]...
二人了一 MCU
[Repost] Things to note when learning and designing FPGA
[Reprint address] [url] http://www.eechina.com/thread-128029-1-1.html [/ url] [color=#1f90de][font=Arial,] [url=http://www.eechina.com/keyword/FPGA] FPGA [/ url] [/font] [/color] [color=#000][font=Ari...
chenzhufly FPGA/CPLD
Nvidia launches Parker, a new generation of mobile processors, which will be perfectly adapted for self-driving cars
Nvidia, a giant in the manufacture of graphics processing chips, has such a keen sense of the market that it has extended its tentacles to the currently very popular self-driving cars, focusing on the...
hrconn2 Automotive Electronics
Some suggestions for Altera SoC activities
[align=left][color=#0000ff]Altera SoC activities have been carried out for more than 2 months. Everyone must have worked very hard during this period. SoC itself is a brand-new architecture, involving...
chenzhufly FPGA/CPLD
Application of CPLD in IGBT driver design
Abstract: This paper introduces a practical CPLD design of IGBT drive signal conversion circuit, and gives the simulation waveform of the design. Keywords: PWM CPLD IGBT VHDL Top-down With the continu...
eeleader Industrial Control Electronics
In-depth analysis of uCOS task stack (transferred)
The stack is used to store local variables, which is essentially to save the value of the CPU register to RAM . In uCOS , each task has an independent task stack. In order to deeply understand the rol...
wstrom Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1344  818  1031  2203  950  28  17  21  45  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号