ESM30HCAW datasheet, PDF - EEWORLD Datasheet

ESM30HCAW: DescriptionCard Edge Connector, 30 Contact(s), 1/2 LOADED Row(s), Right Angle, 0.156 inch Pitch, Solder Terminal, Hole .125-.137, Blue Insulator, Receptacle; CategoryThe connector The connector; File Size488KB，3 Pages; ManufacturerSullins Connector Solutions; Environmental Compliance

Download Datasheet Parametric View All

ESM30HCAW Overview

Card Edge Connector, 30 Contact(s), 1/2 LOADED Row(s), Right Angle, 0.156 inch Pitch, Solder Terminal, Hole .125-.137, Blue Insulator, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Sullins Connector Solutions
Reach Compliance Code	compliant
ECCN code	EAR99
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	5.528 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	GOLD OVER NICKEL
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	1800VDC V
maximum insertion force	4.448 N
Insulation resistance	5000000000 Ω
Insulator color	BLUE
insulator material	GLASS FILLED POLYESTER
JESD-609 code	e4
Manufacturer's serial number	ESM
Plug contact pitch	0.156 inch
Match contact row spacing	0.2 inch
Installation option 1	HOLE .125-.137
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	1,(1/2 LD)
Number of rows loaded	1/2 LOADED
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.1 inch
Terminal pitch	3.9624 mm
Termination type	SOLDER
Total number of contacts	30
Evacuation force-minimum value	.278 N
Base Number Matches	1

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 FPGA/CPLD

When the SD card is in SPI mode, how does the host recognize whether there is a card? ? ?: I'm working on something related to SD card recently. After AVR is powered on, which pin's information is read to determine whether there is SD card? ? ?...; loolen Embedded System

Zigbee positioning: I have the ZigBee positioning program. If you need it, you can contact me, QQ1332322560...; GoodJuan RF/Wirelessly

MSP430F149 minimum system circuit diagram: MSP430F149 minimum system circuit diagram...; Aguilera Microcontroller MCU

Send me a schematic PDF of the ADUC7060 evaluation board: I'm sending you the schematic diagram of the ADUC7060 evaluation board in PDF format. I can't open it in Altium. I don't know why.Also the instruction manual of the evaluation board:Gerber file[[i] Th...; damiaa ADI Reference Circuit

Initial debugging of NXP beacon camera (avoid detours): [i=s]This post was last edited by bqgup on 2018-11-19 09:00[/i] [align=left][font=宋体][size=4]Time flies so fast!!! [/size][/font][/align][align=left][font=宋体][size=4]Today I officially started debuggi...; bqgup Creative Market

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components