EEWORLDEEWORLDEEWORLD

Part Number

Search

VI-23F-CU-F4

Description
Isolated DC/DC Converters 48 Vin, 72 Vout, 200 W, C Product Grade
CategoryPower/power management    The power supply circuit   
File Size691KB,8 Pages
ManufacturerVICOR
Websitehttp://www.vicorpower.com/
Download Datasheet Parametric View All

VI-23F-CU-F4 Online Shopping

Suppliers Part Number Price MOQ In stock  
VI-23F-CU-F4 - - View Buy Now

VI-23F-CU-F4 Overview

Isolated DC/DC Converters 48 Vin, 72 Vout, 200 W, C Product Grade

VI-23F-CU-F4 Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codecompliant
Other featuresREMOTE SHUTDOWN
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
CertificationTUV, UL
Efficiency (main output)90%
high12.7 mm
Maximum input voltage60 V
Minimum input voltage42 V
Nominal input voltage48 V
length116.8 mm
Maximum grid adjustment rate0.2%
Maximum load regulation0.2%
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Maximum total power output200 W
width61 mm
Base Number Matches1
DC-DC Converters
VI-200
VE-200
®
S
C
US
C
NRTL
US
50 to 200 Watts
Features & Benefits
Isolated output
Up to 50W/in
3
cURus, cTÜVus
Up to 90% efficiency
Size: 4.6” x 2.4” x 0.5”
(116,8 x 61,0 x 12,7mm)
Remote sense and current limit
OVP, thermal shutdown
Logic disable
Wide range output adjust
Compatible power booster modules
ZCS power architecture
Low noise FM control
CE Marked
RoHS compliant (VE-200)
Product Highlights
The VI-200 family, with over 14 million units shipped, is Vicor’s broad series of
“zero-current-switching” component-level DC-DC converters.
Operating at frequencies up to 2MHz, VI-200 family converters offer exceptional power
density, efficiency, noise performance, reliability and ease of use. Booster modules
(VI-Bxx) provide a simple, cost-effective, off-the-shelf solution for higher power output
requirements. One or more boosters may be used to create synchronous arrays capable
of supplying several kilowatts of output power.
The flexibility of Vicor’s power components is also available in half-size, half-power
VI-J00 MiniMods.
Part Numbering
VI
2
6
1
C
W
Family
VI
=Non-RoHS
VE
= RoHS
Series
2
= 200
B
= Booster
0
= 12V
V
= 24V
1
= 24V
W
= 24V
2
= 36V
3
= 48V
Input
N
= 48V
4
= 72V
T
= 110V
5
= 150V
6
= 300 V
7
= 150/300V
Z
= 2V
Y
= 3.3V
0
= 5V
X
= 5.2V
W
= 5.5V
V
= 5.8V
T
= 6.5V
R
= 7.5V
Output
M
= 10V
1
= 12V
P
= 13.8V
2
= 15V
N
= 18.5V
3
= 24V
L
= 28V
J
= 36V
K
= 40V
4
= 48V
H
= 52V
F
= 72V
D
= 85V
B
= 95V
Grade
E
= –10 to 85°C
C
= –25 to 85°C
I
= – 40 to 85°C
M
= –55 to 85°C
≥ 5V
Power
< 5V
U
= 40A
V
= 30A
W
= 20A
X
= 15A
Y
= 10A
U
= 200W
V
= 150W
W
= 100W
X
= 75W
Y
= 50W
Note:
For additional
packaging options,
please see page 5.
VI-200 DC-DC Converters
Page 1 of 7
Rev 3.9
08/2017
Scale Multiplier
We implemented the proportional multiplier in VHDL design based on its working principle. The functions it completes are: ST is the chip select signal. When ST is valid, the output terminal Q will out...
aichangfeng FPGA/CPLD
Ask a question about DSP and ARM communication
I want to make a DSP for image processing and an ARM for control. The DSP chip is TI's VC5402 and the ARM is 2410. I checked the information and found that the two communicate through HPI, and some co...
justsee ARM Technology
A NOVEL BROADBAND DOUBLE BALANCED MIXER FOR THE 18-40 GHZ R
Double balanced mixers have been con techniques** which permit easy integraructed in the 18-40 GHz range, utilizing unique planar transmission line techniques** which permit easy integration of the mi...
JasonYoo Test/Measurement
How do I input an external clock signal into CC2530?
I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...
读书运动少上网 RF/Wirelessly
Programming suggestions
The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...
eeleader FPGA/CPLD
Can anyone help explain these lines of the makefile?
Excerpted from: C:\WINCE500\PUBLIC\SHELL\CESYSGEN\makefile ==================================== ========================== # # explorer resources # explorer:: 0409_base_resources !if "$(SYSGEN_QVGAP)"...
diangongjichu Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1980  1978  373  1666  1992  40  8  34  41  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号